NEC Microcomputers, Inc.



PRIORITY INTERRUPT CONTROLLER

DESCRIPTION The μPB8214 is an eight-level priority interrupt controller. Designed to simplify interrupt driven microcomputer systems, the μPB8214 requires a single +5V power supply and is packaged in a 24 pin plastic Dual-in-line package.

The μ PB8214 accepts up to eight interrupts, determines which has the highest priority and then compares that priority with a software created current status register. If the incoming requires is of a higher priority than the interrupt currently being serviced, an interrupt request to the processor is generated. Vector information that identifies the interrupting device is also generated.

The interrupt structure of the microcomputer system can be expanded beyond eight interrupt levels by cascading μ PB8214s. The μ PB8214's interrupt and vector information outputs are open collector and control signals are provided to simplify expansion of the interrupt structure.

- FEATURES Eight Priority Levels
 - Current Status Register and Priority Comparator
 - Easily Expanded Interrupt Structure
 - Single +5 Volt Supply


PIN CONFIGURATION

$\overline{B_0} \square 1$	<u> </u>	24	
B ₁ C 2		23	ECS
B ₂] 3		22	
SGS 🗖 4		21	
		20	
CLK 🗖 6	μΡΒ	19	
INTE 🗖 7	8214	18	
		17	
A1 9		16	
$\overline{A_2}$ 10		15	
ELR 11		14] ENLG
GND 12		13	ETLG

	PIN NAMES	
Inputs		
R ₀ R ₇	Request Levels (R7 Hi	ghest Priority)
B ₀ B ₂	Current Status	
SGS	Status Group Select	
ĒCŜ	Enable Current Status	
INTE	Interrupt Enable	
ČLK	Clock (INT F-F)	
ELR	Enable Level Read	
ETLG	Enable This Level Gro	qu
Outputs		
A0-A2	Request Levels	Open
INT	Interrupt (Act. Low)	Collector
ENLG	Enable Next Level Gro	up

9

μPB8214



Operating Temperature 0° C to $+70^{\circ}$ C	Α
Storage Temperature	R
All Output and Supply Voltages	
All Input Voltages	
Output Currents	

ABSOLUTE MAXIMUM RATINGS*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $T_a = 25^{\circ}C$

554

DC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = 5V \pm 5\%$

PARAMETER	SYMBOL		LIMITS			
FARAMETER	STIMBUL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Input Clamp Voltage (all inputs)	Vc			- 1.0	V	IC=- 5mA
Input Forward Current: ETLG input	١F		15	- 0.5	mA	VF=0.45V
all other inputs		ĺ	08	0.25	mA	
Input Reverse Current: ETLG input	IR			80	μA	V _R =5.25V
all other inputs				40	μA	
Input LOW Voltage: all inputs	VIL			0.8	V	V _{CC} =5.0V
Input HIGH Voltage: all inputs	VIH	2.0			V	V _{CC} =5.0V
Power Supply Current	1cc		90	130	mA	2
Output LOW Voltage: all outputs	VOL		.3	.45	V	101 = 10mA
Output HIGH Voltage: ENLG output	Vон	2.4	3.0		V	IOH=- 1mA
Short Circuit Output Current: ENLG output	los	- 20	- 35	- 55	mA	VOS=0V, VCC=5.0V
Output Leakage Current: \overline{INT} and $\overline{A_0} - \overline{A_2}$	ICEX			100	μA	V _{CEX} =5.25V

CAPACITANCE ③ $T_a = 25^{\circ}C$

PARAMETER	SYMBOL		LIMITS			TEST CONDITIONS
FARAMETER	STINBUL	MIN.	TYP.①	MAX.	UNIT	TEST CONDITIONS
Input Capacitance	CIN		5	10	pF	VBIAS=2.5V
Output Capacitance	COUT		7	12	pF	V _{CC} =5V f=1mHz

AC CHARACTERISTICS $T_a = 0^{\circ}C$ to $+70^{\circ}C$, $V_{CC} = +5V \pm 5\%$

			LIMITS			TEAT CONDITIONS
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
ČLK Cycle Time	tCY	80	50		ns	Input pulse
CLK, ECS, INT Pulse Width	tPW	25	15		ns	amplitude: 2.5 Volts
INTE Setup Time to CLK	tiss	16	12		ns	
INTE Hold Time after CLK	tISH	20	10		ns	
ETLG Setup Time to CLK	tetcs@	25	12		'ns	Input rise and fall
ETLG Hold Time After CLK	tetch @	20	10		ns	times: 5 ns between
ECS Setup Time to CLK	tECCS ④	80	50		ns	1 and 2 Volts
ECS Hold Time After CLK	tecch (5)	0			ns	
ECS Setup Time to CLK	tecrs ⁵	110	70		ns	
ECS Hold Time After CLK	tecrh (5)	0				Output loading of
ECS Setup Time to CLK	tECSS ④	75	70		ns	15 mA and 30 pF.
ECS Hold Time After CLK	tecsh ④	0			ns	
SGS and B0-B2 Setup Time to CLK	tDCS ④	70	50		ns	
SGS and B0-B2 Hold Time After CLK	tDCH ④	0			ns	Speed measurements
R0-R7 Setup Time to CLK	tRCS (5)	90	55		ns	taken at the 1.5 Volts
R0-R7 Hold Time After CLK	trch 5	0			ns	levels.
INT Setup Time to CLK	tICS	55	35		ns	
CLK to INT Propagation Delay	tCI		15	25	ns	
R0-R7 Setup Time to INT	tris 6	10	0		ns	
R0-R7 Hold Time After INT	trin@	35	20		ns	
R0-R7 to A0-A2 Propagation Delay	tRA		80	100	ns	
ELR to $\overline{A_0} - \overline{A_2}$ Propagation Delay	tELA		40	55	ns	
$\overline{\text{ECS}}$ to $\overline{A_0} - \overline{A_2}$ Propagation Delay	tECA		100	120	ns	
ETLG to $\overline{A_0} - \overline{A_2}$ Propagation Delay	^t ETA		35	70	ns	
SGS and B_0-B_2 Setup Time to ECS	tDECS 6	15	10		ns	
\overline{SGS} and $\overline{B_0}-\overline{B_2}$ Hold Time After \overline{ECS}	tDECH 6	15	10		ns	
R0-R7 to ENLG Propagation Delay	tREN		45	70	ns	
ELTG to ENLG Propagation Delay	TETEN		20	25	ns	
ECS to ENLG Propagation Delay	tECRN		85	90	ns	
ECS to ENLG Propagation Delay	tECSN		35	55	ns	

Notes:

 $\begin{array}{ccc} (1) & \mbox{Typical values are tor } T_a=25^\circ C, \ V_{CC}=5.0V \\ (2) & \ B_0-B_2, \ SGS, \ CLK, \ R_0-R_4 \ grounded, \ all \ other \ inputs \ and \ all \ outputs \end{array}$ open.

This parameter is periodically sampled and not 100% tested.

3 4 5 Required for proper operation if INTE is enabled during next clock pulse.

These times are not required for proper operation but for desired

change in interrupt flip-flop.

(6) Required for new request or status to be properly loaded.

μPB8214

General

The μ PB8214 is an LSI device designed to simplify the circuitry required to implement an interrupt driven microcomputer system. Up to eight interrupting devices can be connected to a μ PB8214, which will assign priority to incoming interrupt requests and accept the highest. It will also compare the priority of the highest incoming request with the priority of the interrupt being serviced. If the serviced interrupt has a higher priority, the incoming request will not be accepted.

A system with more than eight interrupting devices can be implemented by interconnecting additional μ PB8214s. In order to facilitate this expansion, control signals are provided for cascading the controllers so that there is a priority established among the controllers. In addition, the interrupt and vector information outputs are open collector.

Priority Encoder and Request Latch

The priority encoder portion of the μ PB8214 accepts up to eight active low interrupt requests ($\overline{R_0}-\overline{R_7}$). The circuit assigns priority to the incoming requests, with $\overline{R_7}$ having the highest priority and $\overline{R_0}$ the lowest. If two or more requests occur simultaneously, the μ PB8214 accepts the one having the highest priority. Once an incoming interrupt request is accepted, it is stored by the request latch and a three-bit code is output. As shown in the following table, the outputs, ($\overline{A_0}-\overline{A_2}$) are the complement of the request level (modulo 8) and directly correspond to the bit pattern required to generate the one byte RESTART (RST) instructions recognized by an 8080A. Simultaneously with the $\overline{A_0}-\overline{A_2}$ outputs, a system interrupt requests that are *not* accepted are not latched and must remain as an input to the μ PB8214 in order to be serviced.

Interrupt Control Circuitry

The μ PB8214 contains two flip-flops and several gates which determine whether an accepted interrupt request to the μ PB8214 will generate a system interrupt to the 8080A. A condition gate drives the D input of the interrupt flip-flop whenever an interrupt request has been completely accepted. This requires that: the ETLG (Enable This Level Group) and INTE (Interrupt Enable) inputs to the μ PB8214 are high; the ELR input is low; the incoming request must be of a higher priority than the contents of the current status register; and the μ PB8214 must have been enabled to accept interrupt requests by the clearing of the interrupt disable flip-flop.

Once the condition gate drives the D input of the interrupt flip-flop high, a system interrupt (\overline{INT}) to the 8080A is generated on the next rising edge of the \overline{CLK} input to the μ PB8214. This \overline{CLK} input is typically connected to the ϕ 2 (TTL) output of an 8224 so that 8080A set-up time specifications are met. When \overline{INT} is generated, it sets the interrupt disable flip-flop so that no additional system interrupts will be generated until it is reset. It is reset by driving \overline{ECS} (Enable Current Status) low, thereby writing into the current status register.

It should be noted that the open collector \overline{INT} output from the μ PB8214 is active for only one clock period and thus must be externally latched for inputting to the 8080A. Also, because the \overline{INT} output is open collector, when μ PB8214's are cascaded, an \overline{INT} output from any one will set all of the interrupt disable flipflops in the array. Each μ PB8214's interrupt disable flip-flop must then be cleared individually in order to generate subsequent system interrupts.

FUNCTIONAL DESCRIPTION

FUNCTIONAL DESCRIPTION (CONT.)

FUNCTIONAL DESCRIPTION (CONT.)

RESTART G	ENERATION	TABLE

			D7	D ₆	D5	D4	D3	D ₂	D ₁	DO
PRIORIT		RST	1	1	A ₂	A1	A ₀	1	1	1
LOWEST	R ₀	7	1	1	1	1	1	1	1	1
	R ₁	6	1	1	1	1	0	1	1	1
	R ₂	5	1	1	1	0	1	1	1	1
	R ₃	4	1	1	1	0	0	1	1	1
	R4	3	1	1	0	1	1	1	1	1
	R ₅	2	1	1	0	1	0	1	1	1
	R ₆	1	1	1	0	0	1	1	1	1
HIGHEST	R ₇	0.	1	1	0	0	0	1	1	1

*CAUTION: RST 0 will vector the program counter to location 0 (zero) and invoke the same routine as the "RESET" input to 8080A.

Current Status Register

The current status register is designed to prevent an incoming interrupt request from overriding the servicing of an interrupt with higher priority. Via software, the priority level of the interrupt being serviced by the microprocessor is written into the current status register on $\overline{B_0}$ - $\overline{B_2}$. The bit pattern written should be the complement of the interrupt level.

The interrupt level currently being serviced is written into the current status register by driving $\overline{\text{ECS}}$ (Enable Current Status) low. The μ PB8214 will only accept interrupts with a higher priority than the value contained by the current status register. Note that the programmer is free to use the current status register for other than as above. Other levels may be written into it. The comparison may be completely disabled by driving $\overline{\text{SGS}}$ (Status Group Select) low when $\overline{\text{ECS}}$ is driven low. This will cause the μ PB8214 to accept incoming interrupts only on the basis of their priority to each other.


Priority Comparator

The priority comparator circuitry compares the level of the interrupt accepted by the priority encoder and request latch with the contents of the current status register. If the incoming request has a priority level higher than that of the current status register, the \overline{INT} output is enabled. Note that this comparison can be disabled by loading the current status register with $\overline{SGS}=0$.


Expansion Control Signals

A microcomputer design may often require more than eight different interrupts. The μ PB8214 is designed so that interrupt system expansion is easily performed via the use of three signals: ETLG (Enable This Level Group); ENLG (Enable Next Level Group); and ELR (Enable Level Read). A high input to ETLG indicates that the μ PB8214 may accept an interrupt. In a typical system, the ENLG output from one μ PB8214 is connected to the ETLG input of another μ PB8214, etc. The ETLG of the μ PB8214 with the highest priority is tied high. This configuration sets up priority among the cascaded μ PB8214's. The ENLG output will be high for any device that does not have an interrupt pending, thereby allowing a device with lower priority to accept interrupts. The ELR input is basically a chip enable and allows hardware or software to selectively disable/enable individual μ PB8214's. A low on the ELR input enables the device.

µPB8214



TIMING WAVEFORMS



TEM	MILLIMETERS	INCHES
A	33 MAX.	1.28
8	2.53	0.1
C	2.54	0.1
D	0.5 : 0.1	0.02 ± 0.004
E	27.64	1.1
F	1.5	0.069
G	3.2 MIN.	0.125 MIN.
н	0.5 MIN.	0.02 MIN.
1	5.22 MAX.	0.205 MAX.
J	5.72 MAX.	0.225 MAX.
ĸ	15.24	0.6
L	13.2	0.52
M	0.25 + 0.1	0.01 ± 0.004

9

8214DS-12-80-CAT