

MOSTEK®

16,384 X 1-BIT DYNAMIC RAM

MK4116(J/N/E)-2/3

FEATURES

- Recognized industry standard 16-pin configuration from MOSTEK
- 150ns access time, 320ns cycle (MK 4116-2)
200ns access time, 375ns cycle (MK 4116-3)
- $\pm 10\%$ tolerance on all power supplies (+12V, $\pm 5V$)
- Low power: 462mW active, 20mW standby (max)
- Output data controlled by $\overline{CAS}$ and unlatched at end of cycle to allow two dimensional chip selection and extended page boundary
- Common I/O capability using "early write" operation
- Read-Modify-Write, $\overline{RAS}$ -only refresh, and Page-mode capability
- All inputs TTL compatible, low capacitance, and protected against static charge
- 128 refresh cycles
- ECL compatible on VBB power supply (-5.7V)

DESCRIPTION

The MK 4116 is a new generation MOS dynamic random access memory circuit organized as 16,384 words by 1 bit. As a state-of-the-art MOS memory device, the MK 4116 (16K RAM) incorporates advanced circuit techniques designed to provide wide operating margins, both internally and to the system user, while achieving performance levels in speed and power previously seen only in MOSTEK's high performance MK 4027 (4K RAM).


The technology used to fabricate the MK 4116 is MOSTEK's double-poly, N-channel silicon gate, POLY II[®] process. This process, coupled with the use of a single transistor dynamic storage cell, provides the maximum possible circuit density and reliability, while maintaining high performance

capability. The use of dynamic circuitry throughout, including sense amplifiers, assures that power dissipation is minimized without any sacrifice in speed or operating margin. These factors combine to make the MK 4116 a truly superior RAM product.


Multiplexed address inputs (a feature pioneered by MOSTEK for its 4K RAMs) permits the MK 4116 to be packaged in a standard 16-pin DIP. This recognized industry standard package configuration, while compatible with widely available automated testing and insertion equipment, provides highest possible system bit densities and simplifies system upgrade from 4K to 16K RAMs for new generation applications. Non-critical clock timing requirements allow use of the multiplexing technique while maintaining high performance.

DYNAMIC RAMS

FUNCTIONAL DIAGRAM



PIN CONNECTIONS



PIN NAMES

A ₀ -A ₆	ADDRESS INPUTS	WRITE	READ/WRITE INPUT
CAS	COLUMN ADDRESS STROBE	VBB	POWER (-5V)
D _{in}	DATA IN	VCC	POWER (+5V)
D _{out}	DATA OUT	VDD	POWER (+12V)
RAS	ROW ADDRESS STROBE	VSS	GROUND

ABSOLUTE MAXIMUM RATINGS*

Voltage on any pin relative to V_{BB} -0.5V to +20V
 Voltage on V_{DD}, V_{CC} supplies relative to V_{SS} -1.0V to +15.0V
 V_{BB}-V_{SS} (V_{DD}-V_{SS} > 0V) 0V
 Operating temperature, T_A (Ambient) 0°C to +70°C
 Storage temperature (Ambient) Ceramic -55°C to +150°C
 Storage temperature, (Ambient) Plastic -55°C to +125°C
 Short circuit output current 50mA
 Power dissipation 1 Watt

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS⁶

(0°C ≤ T_A ≤ 70°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	V _{DD}	10.8	12.0	13.2	Volts	2
	V _{CC}	4.5	5.0	5.5	Volts	2,3
	V _{SS}	0	0	0	Volts	2
	V _{BB}	-4.5	-5.0	-5.7	Volts	2
Input High (Logic 1) Voltage, $\overline{RAS}$, $\overline{CAS}$, $\overline{WRITE}$	V _{IHC}	2.4	—	7.0	Volts	2
Input High (Logic 1) Voltage, all inputs except $\overline{RAS}$, $\overline{CAS}$, $\overline{WRITE}$	V _{IH}	2.2	—	7.0	Volts	2
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	—	.8	Volts	2

DC ELECTRICAL CHARACTERISTICS

(0°C ≤ T_A ≤ 70°C) (V_{DD} = 12.0V ± 10%; V_{CC} = 5.0V ± 10%; -5.7V ≤ V_{BB} ≤ -4.5V; V_{SS} = 0V)

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
OPERATING CURRENT Average power supply operating current ($\overline{RAS}$, $\overline{CAS}$ cycling; t _{RC} = t _{RC} Min)	I _{DD1}		35	mA	4
	I _{CC1}		200	μA	5
	I _{BB1}				
STANDBY CURRENT Power supply standby current ($\overline{RAS}$ = V _{IHC} , D _{OUT} = High Impedance)	I _{DD2}	-10	1.5	mA	
	I _{CC2}		10	μA	
	I _{BB2}		100	μA	
REFRESH CURRENT Average power supply current, refresh mode ($\overline{RAS}$ cycling, $\overline{CAS}$ = V _{IHC} ; t _{RC} = t _{RC} Min)	I _{DD3}	-10	25	mA	4
	I _{CC3}		10	μA	
	I _{BB3}		200	μA	
PAGE MODE CURRENT Average power supply current, page-mode operation ($\overline{RAS}$ = V _{IL} , $\overline{CAS}$ cycling; t _{PC} = t _{PC} Min)	I _{DD4}		27	mA	4
	I _{CC4}		200	μA	5
	I _{BB4}				
INPUT LEAKAGE Input leakage current, any input (V _{BB} = -5V, 0V ≤ V _{IN} ≤ +7.0V, all other pins not under test = 0 volts)	I _{I(L)}	-10	10	μA	
OUTPUT LEAKAGE Output leakage current (D _{OUT} is disabled, 0V ≤ V _{OUT} ≤ +5.5V)	I _{O(L)}	-10	10	μA	
OUTPUT LEVELS Output high (Logic 1) voltage (I _{OUT} = -5mA)	V _{OH}	2.4		Volts	3
	V _{OL}		0.4	Volts	

NOTES:

1. T_A is specified here for operation at frequencies to t_{RC} ≥ t_{RC} (min). Operation at higher cycle rates with reduced ambient temperatures and higher power dissipation is permissible, however, provided AC operating parameters are met. See figure 1 for derating curve.
2. All voltages referenced to V_{SS}.
3. Output voltage will swing from V_{SS} to V_{CC} when activated with no current loading. For purposes of maintaining data in standby

mode, V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention. However, the V_{OH} (min) specification is not guaranteed in this mode.

4. I_{DD1}, I_{DD3}, and I_{DD4} depend on cycle rate. See figures 2,3, and 4 for I_{DD} limits at other cycle rates.
5. I_{CC1} and I_{CC4} depend upon output loading. During readout of high level data V_{CC} is connected through a low impedance (135Ω typ) to data out. At all other times I_{CC} consists of leakage currents only.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (6,7,8)
 $(0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C})^1$ ($V_{DD} = 12.0\text{V} \pm 10\%$; $V_{CC} = 5.0\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $V_{BB} = -5.7\text{V} \leq V_{BB} \leq -4.5\text{V}$)

PARAMETER	SYMBOL	MK 4116-2		MK 4116-3		UNITS	NOTES
		MIN	MAX	MIN	MAX		
Random read or write cycle time	t _{RC}	320		375		ns	9
Read-write cycle time	t _{RWC}	320		375		ns	9
Read modify write cycle time	t _{RMW}	320		405		ns	9
Page mode cycle time	t _{PC}	170		225		ns	9
Access time from $\overline{\text{RAS}}$	t _{RAC}		150		200	ns	10,12
Access time from $\overline{\text{CAS}}$	t _{CAC}		100		135	ns	11,12
Output buffer turn-off delay	t _{OFF}	0	40	0	50	ns	13
Transition time (rise and fall)	t _T	3	35	3	50	ns	8
$\overline{\text{RAS}}$ precharge time	t _{RP}	100		120		ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	150	10,000	200	10,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	100		135		ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	150		200		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	100	10,000	135	10,000	ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	50	25	65	ns	14
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	-20		-20		ns	
Row Address set-up time	t _{ASR}	0		0		ns	
Row Address hold time	t _{RAH}	20		25		ns	
Column Address set-up time	t _{ASC}	-10		-10		ns	
Column Address hold time	t _{CAH}	45		55		ns	
Column Address hold time referenced to $\overline{\text{RAS}}$	t _{AR}	95		120		ns	
Read command set-up time	t _{RCS}	0		0		ns	
Read command hold time	t _{RCH}	0		0		ns	
Write command hold time	t _{WCH}	45		55		ns	
Write command hold time referenced to $\overline{\text{RAS}}$	t _{WCR}	95		120		ns	
Write command pulse width	t _{WP}	45		55		ns	
Write command to $\overline{\text{RAS}}$ lead time	t _{RWL}	50		70		ns	
Write command to $\overline{\text{CAS}}$ lead time	t _{CWL}	50		70		ns	
Data-in set-up time	t _{DS}	0		0		ns	15
Data-in hold time	t _{DH}	45		55		ns	15
Data-in hold time referenced to $\overline{\text{RAS}}$	t _{DHR}	95		120		ns	
$\overline{\text{CAS}}$ precharge time (for page-mode cycle only)	t _{CP}	60		80		ns	
Refresh period	t _{REF}		2		2	ms	
$\overline{\text{WRITE}}$ command set-up time	t _{WCS}	-20		-20		ns	16
$\overline{\text{CAS}}$ to $\overline{\text{WRITE}}$ delay	t _{CWD}	60		80		ns	16
$\overline{\text{RAS}}$ to $\overline{\text{WRITE}}$ delay	t _{RWD}	110		145		ns	16

NOTES (Continued)

6. Several cycles are required after power-up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
7. AC measurements assume $t_T = 5\text{ns}$.
8. VIH (min) or VIL (min) and VIL (max) are reference levels for measuring timing of input signals. Also transition times are measured between VIH or VIL and VIL.
9. The specifications for t_{RC} (min) t_{RMW} (min) and t_{RWC} (min) are used only to indicate cycle time at which proper operation over the full temperature range ($0^{\circ}\text{C} \leq T_A \leq 70^{\circ}\text{C}$) is assured.
10. Assumes that t_{RCD} $\leq$ t_{RCD} (Max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
11. Assumes that t_{RCD} (max).
12. Measured with a load equivalent to 2 TTL loads and 100pF.
13. t_{OFF} (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.



14. Operation within the t_{RCD} (max) limit insures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.
15. These parameters are referenced to CAS leading edge in early write cycles and to $\overline{\text{WRITE}}$ leading edge in delayed write or read-modify-write cycles.
16. t_{WCS}, t_{CWD} and t_{RWD} are restrictive operating parameters in read write and read modify write cycles only. If t_{WCS} $\geq$ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; If t_{CWD} $\geq$ t_{CWD} (min) and t_{RWD} $\geq$ t_{RWD} (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell; If neither of the above sets of conditions is satisfied the condition of the data out (at access time) is indeterminate.
17. Effective capacitance calculated from the equation $C = \frac{1\Delta t}{\Delta V}$ ΔV with $\Delta = 3$ volts and power supplies at nominal levels.
18. CAS = VIH to disable DOUT.

DYNAMIC
RAMS

AC ELECTRICAL CHARACTERISTICS


(0°C ≤ T_A ≤ 70°C) (V_{DD} = 12.0V ± 10%; V_{SS} = 0V; V_{BB} = -5.7V ≤ V_{BB} ≤ -4.5V)

PARAMETER	SYMBOL	TYP	MAX	UNITS	NOTES
Input Capacitance (A ₀ –A ₆), D _{IN}	C _{I1}	4	5	pF	17
Input Capacitance $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, $\overline{\text{WRITE}}$	C _{I2}	8	10	pF	17
Output Capacitance (D _{OUT})	C _O	5	7	pF	17,18




$$I_{DD1}(\text{max}) \text{ mA} = 10 + 9.4 \times \text{cycle rate [MHz]} \text{ for } -3$$

$$I_{DD1}(\text{max}) \text{ mA} = 10 + 8.0 \times \text{cycle rate [MHz]} \text{ for } -2$$



$$I_{DD3}(\text{max}) \text{ mA} = 10 + 6.5 \times \text{cycle rate [MHz]} \text{ for } -3$$


$$I_{DD3}(\text{max}) \text{ mA} = 10 + 5.5 \times \text{cycle rate [MHz]} \text{ for } -2$$




$$I_{DD4}(\text{max}) \text{ mA} = 10 + 3.75 \times \text{cycle rate [MHz]} \text{ for } -3$$

$$I_{DD4}(\text{max}) \text{ mA} = 10 + 3.2 \times \text{cycle rate [MHz]} \text{ for } -2$$

READ CYCLE




WRITE CYCLE (EARLY WRITE)




DYNAMIC
RAMS

READ-WRITE/READ-MODIFY-WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE


NOTE: $\overline{CAS} = V_{IH}$, $\overline{WRITE} = \text{Don't Care}$



PAGE MODE READ CYCLE



PAGE MODE WRITE CYCLE



DYNAMIC
RAMS

DESCRIPTION (continued)

System oriented features include $\pm 10\%$ tolerance on all power supplies, direct interfacing capability with high performance logic families such as Schottky TTL, maximum input noise immunity to minimize "false triggering" of the inputs (a common cause of soft errors), on-chip address and data registers which eliminate the need for interface registers, and two chip select methods to allow the user to determine the appropriate speed/power characteristics of his memory system. The MK 4116 also incorporates several flexible timing/operating modes. In addition to the usual read, write, and read-modify-write cycles, the MK 4116 is capable of delayed write cycles, page-mode operation and RAS-only refresh. Proper control of the clock inputs (RAS, CAS and WRITE) allows common I/O capability, two dimensional chip selection, and extended page boundaries (when operating in page mode).

ADDRESSING

The 14 address bits required to decode 1 of the 16,384 cell locations within the MK 4116 are multiplexed onto the 7 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks. The first clock, the Row Address Strobe (RAS), latches the 7 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 7 column address bits into the chip. Each of these signals, RAS and CAS, triggers a sequence of events which are controlled by different delayed internal clocks. The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the CAS clock sequence are inhibited until the occurrence of a delayed signal derived from the RAS clock chain. This "gated CAS" feature allows the CAS clock to be externally activated as soon as the Row Address Hold Time specification (trAH) has been satisfied and the address inputs have been changed from Row address to Column address information.

Note that $\overline{\text{CAS}}$ can be activated at any time after trAH and it will have no effect on the worst case data access time (trAC) up to the point in time when the delayed row clock no longer inhibits the remaining sequence of column clocks. Two timing endpoints result from the internal gating of CAS which are called trCD (min) and trCD (max). No data storage or reading errors will result if CAS is applied to the MK 4116 at a point in time beyond the trCD (max) limit. However, access time will then be determined exclusively by the access time from CAS (tcAC) rather than from RAS (trAC), and access time from RAS will be lengthened by the amount that trCD exceeds the trCD (max) limit.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS while RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (DIN) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active)

prior to $\overline{\text{CAS}}$, the DIN is strobed by $\overline{\text{CAS}}$, and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, DIN is referenced to WRITE in the timing diagrams depicting the read-write and page-mode write cycles while the "early write" cycle diagram shows DIN referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (DOUT) of the MK 4116 is the high impedance (open-circuit) state. That is to say, anytime CAS is at a high level, the DOUT pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. DOUT will remain valid from access time until CAS is taken back to the inactive (high level) condition.

If the memory cycle in progress is a read, read-modify write, or a delayed write cycle, then the data output will go from the high impedance state to the active condition, and at access time will contain the data read from the selected cell. This output data is the same polarity (not inverted) as the input data. Once having gone active, the output will remain valid until CAS is taken to the precharge (logic 1) state, whether or not RAS goes into precharge.

If the cycle in progress is an "early-write" cycle (WRITE active before CAS goes active), then the output pin will maintain the high impedance state throughout the entire cycle. Note that with this type of output configuration, the user is given full control of the DOUT pin simply by controlling the placement of WRITE command during a write cycle, and the pulse width of the Column Address Strobe during read operations. Note also that even though data is not latched at the output, data can remain valid from access time until the beginning of a subsequent cycle without paying any penalty in overall memory cycle time (stretching the cycle).

This type of output operation results in some very significant system implications.

Common I/O Operation — If all write operations are handled in the "early write" mode, then DIN can be connected directly to DOUT for a common I/O data bus.

Data Output Control — DOUT will remain valid during a read cycle from tcAC until $\overline{\text{CAS}}$ goes back to a high level (precharge), allowing data to be valid from one cycle up until a new memory cycle begins with no penalty in cycle time. This also makes the RAS/CAS clock timing relationship very flexible.

Two Methods of Chip Selection — Since DOUT

is not latched, $\overline{\text{CAS}}$ is not required to turn off the outputs of unselected memory devices in a matrix. This means that both CAS and/or RAS can be decoded for chip selection. If both RAS and CAS are decoded, then a two dimensional (X,Y) chip select array can be realized.

Extended Page Boundary — Page-mode operation allows for successive memory cycles at multiple column locations of the same row address. By decoding CAS as a page cycle select signal, the page boundary can be extended beyond the 128 column locations in a single chip. (See page-mode operation).

OUTPUT INTERFACE CHARACTERISTICS

The three state data output buffer presents the data output pin with a low impedance to V_{CC} for a logic 1 and a low impedance to V_{SS} for a logic 0. The effective resistance to V_{CC} (logic 1 state) is $420\ \Omega$ maximum and $135\ \Omega$ typically. The resistance to V_{SS} (logic 0 state) is $95\ \Omega$ maximum and $35\ \Omega$ typically. The separate V_{CC} pin allows the output buffer to be powered from the supply voltage of the logic to which the chip is interfaced. During battery standby operation, the V_{CC} pin may have power removed without affecting the MK 4116 refresh operation. This allows all system logic except the RAS timing circuitry and the refresh address logic to be turned off during battery standby to conserve power.

PAGE MODE OPERATION

The "Page Mode" feature of the MK 4116 allows for successive memory operations at multiple column locations of the same row address with increased speed without an increase in power. This is done by strobing the row address into the chip and maintaining the RAS signal at a logic 0 throughout all successive memory cycles in which the row address is common. This "page-mode" of operation will not dissipate the power associated with the negative going edge of RAS . Also, the time required for strobing in a new row address is eliminated, thereby decreasing the access and cycle times.

The page boundary of a single MK 4116 is limited to the 128 column locations determined by all combinations of the 7 column address bits. However, in system applications which utilize more than 16,384 data words, (more than one 16K memory block), the page boundary can be extended by using CAS rather than RAS as the chip select signal. RAS is applied to all devices to latch the row address into each device and then CAS is decoded and serves as a page cycle select signal. Only those devices which receive both RAS and CAS signals will execute a read or write cycle.

REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 128 row addresses within each 2 millisecond time interval. Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles. RAS-only refresh results in a substantial reduction in operating power. This reduction in power is reflected in the IDD3 specification.

POWER CONSIDERATIONS

Most of the circuitry used in the MK 4116 is dynamic and most of the power drawn is the result of an address strobe edge. Consequently, the dynamic power is primarily a function of operating frequency rather than active duty cycle (refer to the MK 4116 current waveforms in figure 5). This current characteristic of the MK 4116 precludes inadvertent burn out of the device in the event that the clock inputs become shorted to ground due to system malfunction.

Although no particular power supply noise restriction exists other than the supply voltages remain within the specified tolerance limits, adequate decoupling should be provided to suppress high frequency noise resulting from the transient current of the device. This insures optimum system performance and reliability. Bulk capacitance requirements are minimal since the MK 4116 draws very little steady state (DC) current.

In system applications requiring lower power dissipation, the operating frequency (cycle rate) of the MK 4116 can be reduced and the (guaranteed maximum) average power dissipation of the device will be lowered in accordance with the IDD1 (max) spec limit curve illustrated in figure 2. NOTE: The MK 4116 family is guaranteed to have a maximum IDD1 requirement of 35mA @ 375ns cycle (320ns cycle for the -2) with an ambient temperature range from 0° to 70°C . A lower operating frequency, for example 1 microsecond cycle, results in a reduced maximum IDD1 requirement of under 20mA with an ambient temperature range from 0° to 70°C .

It is possible the MK4116 family (-2 and 3 speed selections for example) at frequencies higher than specified, provided all AC operating parameters are met. Operation at shorter cycle times ($< t_{RC}$ min) results in higher power dissipation and, therefore, a reduction in ambient temperature is required. Refer to Figure 1 for derating curve.

NOTE: Additional power supply tolerance has been included on the V_{BB} supply to allow direct interface capability with both -5V systems -5.2V ECL systems.




Fig. 5 Typical Current Waveforms

DYNAMIC
RAMS

Although $\overline{\text{RAS}}$ and/or $\overline{\text{CAS}}$ can be decoded and used as a chip select signal for the MK 4116, overall system power is minimized if the Row Address Strobe (RAS) is used for this purpose. All unselected devices (those which do not receive a RAS) will remain in a low power (standby) mode regardless of the state of $\overline{\text{CAS}}$.

POWER UP

The MK 4116 requires no particular power supply sequencing so long as the Absolute Maximum Rating Conditions are observed. However, in order to insure compliance with the Absolute Maximum Ratings, MOSTEK recommends sequencing of power supplies

such that V_{BB} is applied first and removed last. V_{BB} should never be more positive than V_{SS} when power is applied to V_{DD} .

Under system failure conditions in which one or more supplies exceed the specified limits significant additional margin against catastrophic device failure may be achieved by forcing RAS and CAS to the inactive state (high level).

After power is applied to the device, the MK 4116 requires several cycles before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.

TYPICAL CHARACTERISTICS

