

Complementary Darlington Power Transistors

DPAK For Surface Mount Applications

Designed for general purpose power and switching such as output or driver stages in applications such as switching regulators, converters, and power amplifiers.

- Lead Formed for Surface Mount Applications in Plastic Sleeves (No Suffix)
- Straight Lead Version in Plastic Sleeves ("1" Suffix)
- Lead Formed Version in 16 mm Tape and Reel ("T4" Suffix)
- Surface Mount Replacements for TIP110-TIP117 Series
- Monolithic Construction With Built-in Base-Emitter Shunt Resistors
- High DC Current Gain — $h_{FE} = 2500$ (Typ) @ $I_C = 2.0$ Adc
- Complementary Pairs Simplifies Designs

MAXIMUM RATINGS

Rating	Symbol	MJD112 MJD117	Unit
Collector-Emitter Voltage	V_{CEO}	100	Vdc
Collector-Base Voltage	V_{CB}	100	Vdc
Emitter-Base Voltage	V_{EB}	5	Vdc
Collector Current — Continuous Peak	I_C	2 4	Adc
Base Current	I_B	50	mAdc
Total Power Dissipation @ $T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	20 0.16	Watts W/ $^\circ\text{C}$
Total Power Dissipation* @ $T_A = 25^\circ\text{C}$ Derate above 25°C	P_D	1.75 0.014	Watts W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ\text{C}$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	6.25	$^\circ\text{C}/\text{W}$
Thermal Resistance, Junction to Ambient*	$R_{\theta JA}$	71.4	$^\circ\text{C}/\text{W}$

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				

Collector-Emitter Sustaining Voltage (1) ($I_C = 30$ mAdc, $I_B = 0$)	$V_{CEO(\text{sus})}$	100	—	Vdc
Collector Cutoff Current ($V_{CE} = 50$ Vdc, $I_B = 0$)	I_{CEO}	—	20	μAdc
Collector Cutoff Current ($V_{CB} = 100$ Vdc, $I_E = 0$)	I_{CBO}	—	20	μAdc
Emitter Cutoff Current ($V_{BE} = 5$ Vdc, $I_C = 0$)	I_{EBO}	—	2	mAdc

* These ratings are applicable when surface mounted on the minimum pad sizes recommended.

(1) Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$. (continued)

Preferred devices are Motorola recommended choices for future use and best overall value.

REV 1


NPN
MJD112*
PNP
MJD117*

*Motorola Preferred Device

**SILICON
POWER TRANSISTORS
2 AMPERES
100 VOLTS
20 WATTS**




CASE 369A-13



CASE 369-07

MINIMUM PAD SIZES RECOMMENDED FOR SURFACE MOUNTED APPLICATIONS



*ELECTRICAL CHARACTERISTICS — continued ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS – continued				
Collector-Cutoff Current ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(\text{off})} = 1.5 \text{ Vdc}$) ($V_{CE} = 80 \text{ Vdc}$, $V_{BE(\text{off})} = 1.5 \text{ Vdc}$, $T_C = 125^\circ\text{C}$)	I_{CEX}	—	10 500	μAdc
Collector-Cutoff Current ($V_{CB} = 80 \text{ Vdc}$, $I_E = 0$)	I_{CBO}	—	10	μAdc
Emitter-Cutoff Current ($V_{BE} = 5 \text{ Vdc}$, $I_C = 0$)	I_{EBO}	—	2	mAdc

ON CHARACTERISTICS

DC Current Gain ($I_C = 0.5 \text{ Adc}$, $V_{CE} = 3 \text{ Vdc}$) ($I_C = 2 \text{ Adc}$, $V_{CE} = 3 \text{ Vdc}$) ($I_C = 4 \text{ Adc}$, $V_{CE} = 3 \text{ Vdc}$)	h_{FE}	500 1000 200	— 12,000 —	—
Collector-Emitter Saturation Voltage ($I_C = 2 \text{ Adc}$, $I_B = 8 \text{ mA}$) ($I_C = 4 \text{ Adc}$, $I_B = 40 \text{ mA}$)	$V_{CE(\text{sat})}$	— —	2 3	Vdc
Base-Emitter Saturation Voltage ($I_C = 4 \text{ Adc}$, $I_B = 40 \text{ mA}$)	$V_{BE(\text{sat})}$	—	4	Vdc
Base-Emitter On Voltage ($I_C = 2 \text{ Adc}$, $V_{CE} = 3 \text{ Vdc}$)	$V_{BE(\text{on})}$	—	2.8	Vdc

DYNAMIC CHARACTERISTICS

Current-Gain — Bandwidth Product ($I_C = 0.75 \text{ Adc}$, $V_{CE} = 10 \text{ Vdc}$, $f = 1 \text{ MHz}$)	f_T	25	—	MHz
Output Capacitance ($V_{CB} = 10 \text{ Vdc}$, $I_E = 0$, $f = 0.1 \text{ MHz}$)	C_{ob} MJD117 MJD112	— —	200 100	pF

* Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.




Figure 1. Switching Times Test Circuit







Figure 2. Switching Times



Figure 3. Thermal Response

ACTIVE-REGION SAFE-OPERATING AREA


Figure 4. Maximum Rated Forward Biased Safe Operating Area

Figure 5. Power Derating


There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C – V_{CE} limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figures 5 and 6 is based on $T_J(pk) = 150^{\circ}\text{C}$; T_C is variable depending on conditions. Second breakdown pulse limits are valid for duty cycles to 10% provided $T_J(pk) < 150^{\circ}\text{C}$. $T_J(pk)$ may be calculated from the data in Figure 4. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.


Figure 6. Capacitance

TYPICAL ELECTRICAL CHARACTERISTICS

NPN MJD112



PNP MJD117




Figure 7. DC Current Gain





Figure 8. Collector Saturation Region











Figure 9. "On" Voltages

NPN MJD112

PNP MJD117

Figure 10. Temperature Coefficients

Figure 11. Collector Cut-Off Region

Figure 12. Darlington Schematic