Designers Data Sheet

SWITCHMODE SERIES NPN SILICON POWER DARLINGTON TRANSISTORS WITH BASE-EMITTER SPEEDUP DIODE

The MJ10004 and MJ10005 Darlington transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits


Fast Turn-Off Times
40 ns Inductive Fall Time – 25°C (Typ) 650 ns Inductive Storage Time -25° C (Typ)

Operating Temperature Range -65 to +200°C 100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents



MAXIMUM RATINGS

Rating	Symbol	MJ10004	MJ10005	Unit
Collector-Emitter Voltage	V _{CEO}	350	400	Vdc
Collector-Emitter Voltage	VCEX	400	450	Vdc
Collector-Emitter Voltage	VCEV	450	500	Vdc
Emitter Base Voltage	VEB	8.0		Vdc
Collector Current — Continuous	lc	2	0	Adc
- Peak (1)	ICM	3	0	
Base Current — Continuous	1 _B		.5	Adc
– Peak (1)	Iвм	5	.0	
Total Power Dissipation @ T _C = 25°C	PD	175		Watts
@ T _C = 100 ^o C		14	00	
Derate above 25°C		1	.0	W/OC
Operating and Storage Junction	T _J ,T _{stq}	-65 to +200		ဝ
Temperature Range				

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1.0	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	TL	275	°C

(1) Pulse Test: Pulse Width = 5.0 ms, Duty Cycle $\leq 10\%$.


20 AMPERE **NPN SILICON**

POWER DARLINGTON TRANSISTORS

350 and 400 VOLTS **175 WATTS**

Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries – are given to facilitate "worst case" design.



3


MJ10004, MJ10005


ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted).


Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Collector-Emitter Sustaining Voltage (Table 1)	V _{CEO(sus)}				Vdc
$(I_C = 250 \text{ mA}, I_B = 0, V_{clamp} = Rated V_{CEO})$ MJ10004		350	- 1	-	
MJ10005		400	-	-	
Collector-Emitter Sustaining Voltage (Table 1, Figure 12)	VCEX (sus)				Vdc
$(I_C = 2.0 \text{ A}, V_{clamp} = \text{Rated } V_{CEX}, T_C = 100^{\circ}\text{C})$ MJ10004	ļ	400	-	_	1
MJ10005	1	450	-	-	
(I _C = 10 A, V _{clamp} = Rated V _{CEX} , T _C = 100°C) MJ10004		275 325	-	-	
MJ10005		325			
Collector Cutoff Current	ICEV		1	0.25	mAdc
(V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc) (V _{CEV} = Rated Value, V _{BE(off)} = 1.5 Vdc, T _C = 150 ⁰ C)	1	_		5.0	
Collector Cutoff Current				5.0	mAdc
(V _{CE} = Rated V _{CEV} , R _{BE} = 50Ω , T _C = 100° C)	ICER		_	5.0	made
Emitter Cutoff Current	1500			175	mAdc
(VEB = 2.0 Vdc, IC = 0)	¹ EBO	_	_	,,,	1111100
			L	L	L
SECOND BREAKDOWN			C E' 1		
Second Breakdown Collector Current with base forward biased	ls/b		See Figure 1	1	
ON CHARACTERISTICS (2)					L
DC Current Gain	hFE				
(I _C = 5.0 Adc, V _{CF} = 5.0 V(dc)		50	_	600	
(I _C = 10 Adc, V _{CE} = 5.0 Vdc)		40	- 1	400	
Collector-Emitter Saturation Voltage	V _{CE(sat)}				Vdc
(I _C = 10 Adc, I _B = 400 mAdc)	02.00.7	-	1 - 1	1.9	
(I _C = 20 Adc, I _B = 2.0 Adc)		-	-	3.0	}
$(I_C = 10 \text{ Adc}, I_B = 400 \text{ mAdc}, T_C = 100^{\circ}\text{C})$		-	-	2.0	
Base-Emitter Saturation Voltage	VBE(sat)				Vdc
$(I_C = 10 \text{ Adc}, I_B = 400 \text{ mAdc})$		-	-	2.5	(
$(I_C = 10 \text{ Adc}, I_B = 400 \text{ mAdc}, T_C = 100^{\circ}\text{C})$			_	2.5	
Diode Forward Voltage (1)	Vf	-	3.0	5.0	Vdc
(I _F = 10 Adc)					
DYNAMIC CHARACTERISTICS			,		
Small-Signal Current Gain	Infel	10	-	-	_
(I _C = 1.0 Adc, V _{CE} = 10 Vdc, f _{test} = 1.0 MHz)			L		ļ
Output Capacitance	Cob	100	-	325	pF
(V _{CB} = 10 Vdc, I _E = 0, f _{test} = 100 kHz)			L		l
SWITCHING CHARACTERISTICS					
Resistive Load (Table 1)					
Delay Time	^t d	_	0.12	0.2	μς
Rise Time $(V_{CC} = 250 \text{ Vdc}, I_C = 10 \text{ A}, I_{B1} = 400 \text{ mA}, V_{BE(off)} = 5.0 \text{ Vdc}, t_p = 50 \text{ μs},$	tr		0.2	0.6	μs
Storage Time Duty Cycle \leq 2%).	ts		0.6	1.5	μs
Fall Time	tf	_	0.15	0.5	μs
Inductive Load, Clamped (Table 1)			L		·
Storage Time (I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 400 mA,	t _{sv}		1.0	2.5	μs
Crossover Time VBE(off) = 5.0 Vdc, TC = 100°C)	t _c		0.4	1.5	μs
Storage Time (I _C = 10 A(pk), V _{clamp} = Rated V _{CEX} , I _{B1} = 400 mA, V _{BE(off)} = 5.0 Vdc, T _C = 25°C)	t _{sv}		0.65	-	μς
ARE(011) - 2.0 AGC, 1C - 22-C)	tc	_	0.2	_	μs


The internal Collector-to-Emitter diode can eliminate the need for an external diode to clamp inductive loads.
 Tests have shown that the Forward Recovery Voltage (V_f) of this diode is comparable to that of typical fast recovery rectifiers.
 Pulse Test: PW = 300 μs, Duty Cycle ≤ 2%.


TYPICAL CHARACTERISTICS


















TABLE 1 - TEST CONDITIONS FOR DYNAMIC PERFORMANCE.

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS



SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t_{sv} = Voltage Storage Time, 90% I_{B1} to 10% V_{clamp}

trv = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t_C = Crossover Time, 10% V_{clamp} to 10% I_C

An enlarged portion of the turn-off waveforms is shown in Figure 7 to aid in the visual identity of these terms.

TYPICAL CHARACTERISTICS

SWITCHING TIME NOTES (continued)


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

 $P_{SWT} = 1/2 V_{CCIC}(t_c) f$

In general, $t_{rv}+t_{fi}\simeq t_c.$ However, at lower test currents this relationship may not be valid.

As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are the inductive switching speeds (t_{C} and t_{SV}) which are guaranteed at 100°C .

RESISTIVE SWITCHING PERFORMANCE









FIGURE 10 - THERMAL RESPONSE 0.7 r(t), TRANSIENT THERMAL RESISTANCE (NORMALIZED) 0.5 0.3 0.2
$$\begin{split} Z_{\partial,JC(t)} &= r(t) \; R_{\partial,JC} \\ R_{\partial,JC} &= 1^{o} C/W \; \text{Max} \\ D \; CURVES \; APPLY \; FOR \; POWER \\ PULSE \; TRAIN SHOWN \\ READ \; TIME \; AT \; t_1 \end{split}$$
0. 0.07 0.05 0.03 12- $T_{J(pk)} - T_C = P_{(pk)} Z_{\theta JC(t)}$ 0.02 0.01 DUTY CYCLE, D = t_1/t_2 0.01 t, TIME (ms)



SAFE OPERATING AREA INFORMATION

FORWARD BIAS

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate I_C-V_CE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.

The data of Figure 11 is based on $T_C=25^{o}C;\;T_{J(pk)}$ is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when $T_C\geqslant 25^{o}C.$ Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 11 may be found at any case temperature by using the appropriate curve on Figure 13.

TJ(pk) may be calculated from the data in Figure 10. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

REVERSE BIAS

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as VCEX(sus) at a given collector current and represents a voltage-current condition that can be sustained during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 12 gives the complete reverse bias safe operating area characteristics.

