# 64K x 1 Bit Dynamic RAM with Page Mode

## **FEATURES**

#### Performance range

	trac	tcac	t <sub>RC</sub>
KM4164B-10	100ns	55ns	190ns
KM4164B-12	120ns	60ns	220ns
KM4164B-15	150ns	75ns	260ns

- · Page Mode capability
- Single +5V ±10% power supply Common I/O using early write
- TTL compatible inputs and output
- Schmitt Triggers on all input control lines
- RAS-only and Hidden Refresh capability
- · 128 cycle/2ms refresh
- JEDEC standard pinout in 16-pin DIP

## **GENERAL DESCRIPTION**


The KM4164B is a fully decoded NMOS Dynamic Random Access Memory organized as 65,536 one-bit words. The design is optimized for high speed, high performance applications such as computer memory, peripheral storage and environments where low power dissipation and compact layout are required.

The KM4164B features page mode which allows high speed random access of up to 256-bits within the same row. Multiplexed row and column address inputs permit the KM4164B to be housed in a standard 16-pin DIP.

The KM4164B is fabricated using Samsung's advanced silicon gate NMOS process. This process, coupled with single transistor memory storage cells, permits maximum circuit density and minimal chip size.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

## **FUNCTIONAL BLOCK DIAGRAM**



### PIN CONFIGURATION (Top Views)

### • KM4164BP

		_
N.C. [] O	)	16] Vss
D 2		15 CAS
W 3		14 Q
RAS 4		13 A6
A0 5		12 A3
A2 6		11 A4
A <sub>1</sub> 7		10 A5
Vcc 8	0	9: A7
_		

Pin Name	Pin Function
A <sub>0</sub> -A <sub>7</sub>	Address inputs
D	Data In
Q	Data Out
$\overline{w}$	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
V <sub>cc</sub>	Power (+5V)
V <sub>ss</sub>	Ground

# **ABSOLUTE MAXIMUM RATINGS\***

Parameter	Symbol	Rating	Units
Voltage on any pin relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	- 2.0 to + 7.0	V
Voltage on V <sub>CC</sub> supply relative to V <sub>SS</sub>	$V_{\rm relative to V_{SS}}$ $V_{\rm CC}$ $-1$ to $+7.5$		V
Storage Temperature	T <sub>stg</sub>	-65 to +150	°C
Power Dissipation	Po	1.0	W
Short Circuit Output Current	los	50	mA

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub>, T<sub>A</sub> = 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	V <sub>cc</sub>	4.5	5.0	5.5	٧
Ground	V <sub>ss</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.4		V <sub>cc</sub> + 1	٧
Input Low Voltage	V <sub>IL</sub>	- 2.0	_	0.8	٧

## DC AND OPERATING CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units	
Operating Current* (RAS and CAS cycling; @t <sub>RC</sub> = min.)	KM4164B-10 KM4164B-12	I <sub>CC1</sub>	_	60 50	mA mA
(MAS and CAS Cycling, @tac = min.)	KM4164B-15	1001	_	45	mA
Standby Current (RAS = CAS = V <sub>IH</sub> after 8 RAS cycles min.)		I <sub>CC2</sub>	_	4	mA
RAS-Only Refresh Current*	KM4164B-10		_	50	mA
$(\overline{CAS} = V_{IH}, \overline{RAS} \text{ cycling}; @t_{RC} = \min.)$	KM4164B-12	I <sub>CC3</sub>	_	40	mA
	KM4164B-15			35	mA
Page Mode Current*	KM4164B-10		_	45	mA
$(\overline{RAS} = V_{IL}, \overline{CAS} \text{ cycling; } @t_{PC} = \min.)$	KM4164B-12	I <sub>CC4</sub>		35	mA
• • •	KM4164B-15		_	30	
Input Leakage Current (Any input $0 \le V_{\text{IN}} \le 5.5V$ , $V_{\text{CC}} = 5.5V$ , $V_{\text{SS}} = 0V$ , all other pins not under test = 0 volts.)		I <sub>IL</sub>	- 10	10	μΑ
Output Leakage Current (Data out is disabled, $0 \le V_{OUT} \le 5.5V$ , $V_{CC} = 5.5V$ , $V_{SS} = 0V$ )		loL	- 10	10	μΑ
Output High Voltage Level (I <sub>OH</sub> = -5mA)		V <sub>OH</sub>	2.4		V
Output Low Voltage Level (I <sub>OL</sub> = 4.2mA)		V <sub>OL</sub>		0.4	V

<sup>\*</sup>Note:  $I_{CC}$  is dependent on output loading and cycle rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as an average current.



# **CAPACITANCE** (T<sub>A</sub> = 25°C)

Parameter	Symbol	Min	Max	Unit
Input capacitance (A <sub>0</sub> -A <sub>7</sub> , D)	C <sub>IN1</sub>	_	5	pF
Input capacitance (RAS, CAS, W)	C <sub>IN2</sub>	_	7	pF
Output Capacitance (Q)	Соит	-	6	pF

# AC CHARACTERISTICS (0°C $\leq$ T $_{A} \leq$ 70°C, V $_{CC}$ = 5.0V $\pm$ 10%. See notes 1,2.)

-				KM4164B-12		KM4164B-15			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	190		220		260		ns	
Read-modify-write cycle time	t <sub>RWC</sub>	215		255		300		ns	
Access time from RAS	t <sub>RAC</sub>		100		120		150	ns	3, 4
Access time from CAS	t <sub>CAC</sub>		55		60		75	ns	3, 5
Output buffer turn-off delay time	toff	0	25	0	30	0	35	ns	6
Transition time (rise and fall)	t⊤	3	100	3	100	3	100	ns	
RAS precharge time	t <sub>RP</sub>	80		90		100		ns	
RAS pulse width	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	
RAS hold time	t <sub>RSH</sub>	55		60		75		ns	
CAS pulse width	t <sub>CAS</sub>	55	10,000	60	10,000	75	10,000	ns	
CAS hold time	t <sub>CSH</sub>	100		120		150		ns	
RAS to CAS delay time	t <sub>RCD</sub>	15	45	20	60	25	75	ns	4
CAS to RAS precharge time	t <sub>CRP</sub>	0		0		0		ns	
Row address set-up time	tASR	0		0		0		ns	
Row address hold time	t <sub>RAH</sub>	15		18		20		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	t <sub>CAH</sub>	25		30		35		ns	
Column address hold time referenced to RAS	t <sub>AR</sub>	70		90		110		ns	
Read command set-up time	t <sub>RCS</sub>	0		0		0		ns	
Read command hold time referenced to CAS	t <sub>RCH</sub>	0		0		0		ns	
Read command hold time referenced to RAS	t <sub>RRH</sub>	0		0	-	0		ns	
Write command set-up time	twcs	0		0		0		ns	7
Write command hold time	twch	30		35		45		ns	
Write command pulse width	twe	30		35		45		ns	
Write command to RAS lead time	t <sub>RWL</sub>	25		35		45	****	ns	
Write command to CAS lead time	t <sub>CWL</sub>	25		35		45		ns	
Data-in set-up time	tos	0		0		0		ns	
Data-in hold time	t <sub>DH</sub>	30		35		40		ns	
CAS to W delay time	t <sub>CWD</sub>	50		55		65		ns	7



## AC CHARACTERISTICS (Continued)

Parameter	Symbol	KM4164B-10		KM4164B-12		KM4164B-15			
		Min	Max	Min	Max	Min	Max	Units	Notes
RAS to W delay time	t <sub>RWD</sub>	95		115		140		ns	7
Write command hold time referenced to RAS	twce	75		95		120		ns	
Data-in hold time referenced to RAS	t <sub>DHR</sub>	75		95		115		ns	
Page mode cycle time	t <sub>PC</sub>	105		120		145		ns	
CAS precharge time (page mode only)	t <sub>CP</sub>	40		45		60		ns	
CAS precharge time (all cycles except page mode)	t <sub>CPN</sub>	25		25		30		ns	ļ
Refresh period (128 cycles)	t <sub>REF</sub>		2		2		2	ms	

### **NOTES**


- An initial pause of 100

  μs is required after power-up followed by any 8 RAS cycles before proper device operation
  is achieved.
- 2.  $V_{IH}(min)$  and  $V_{IL}(mas)$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH}(min)$  and  $V_{IL}(max)$  and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL loads and 100pF.
- 4. Operation within the t<sub>RCD</sub>(max) limit insures that t<sub>RAC</sub>(max) can be met, t<sub>RCD</sub>(max) is specified as a reference point only. If t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub>(max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 5. Assumes that  $t_{\text{RCD}} \ge t_{\text{RCD}}(\text{max})$ .
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
- 7. t<sub>CWD</sub> and t<sub>RWD</sub> are restrictive operating parameters for the read-modify-write cycle only. If t<sub>WCS</sub>≥t<sub>WCS</sub>(min), the cycle is an early write cycle and the data output will remain open circuit throughout the entire cycle. If t<sub>CWD</sub>≥t<sub>CWD</sub>(min) and t<sub>RWD</sub>>t<sub>RWD</sub>(min), the cycle is a late write cycle and the data output will contain data read from the selected cell. If neither of the above conditions are met, the condition of the data out (at access time until CAS goes back to V<sub>IH</sub>) is indeterminate.






# **TIMING DIAGRAMS**




# WRITE CYCLE (EARLY WRITE)






# TIMING DIAGRAMS (Continued)

# READ-WRITE/READ-MODIFY-WRITE CYCLE



# PAGE MODE READ CYCLE









# TIMING DIAGRAMS (Continued)

## PAGE MODE WRITE CYCLE



# RAS-ONLY REFRESH CYCLE


Note:  $\overline{CAS} = V_{IH} \overline{W}, D = Don't care$ 





## TIMING DIAGRAMS (Continued)

### HIDDEN REFRESH CYCLE



## **DEVICE OPERATION**

### **Device Operation**

The KM4164B contains 65,536 memory locations. Sixteen address bits are required to address a particular memory location. Since the KM4164B has only 8 address input pins, time multiplexed addressing is used to input 8 row and 8 column addresses. The multiplexing is controlled by the timing relationship between the row address strobe (RAS), the column address strobe (CAS) and the valid address inputs.

Operation of the KM4164B begins by strobing in a valid row address with  $\overline{RAS}$  while  $\overline{CAS}$  remains high. Then the address on the 8 address input pins is changed from a row address to a column address and is strobed in by  $\overline{CAS}$ . This is the beginning of any KM4164B cycle in which a memory location is accessed. The specific type of cycle is determined by the state of the write enable pin and various timing relationships. The cycle is terminated when both  $\overline{RAS}$  and  $\overline{CAS}$  have returned to the high state. Another cycle can be initiated after  $\overline{RAS}$  remains high long enough to satisfy the  $\overline{RAS}$  precharge time ( $t_{RP}$ ) requirement.

## RAS and CAS Timing

The minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse width are specified by  $t_{\text{RAS}}(\text{min})$  and  $t_{\text{CAS}}(\text{min})$  respectively. These minimum pulse widths must be satisfied for proper device operation and data integrity. Once a cycle is initiated by bringing  $\overline{\text{RAS}}$  low, it must not be aborted prior to satisfying the minimum  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  pulse widths. In addition, a new cycle must not begin until the minimum  $\overline{\text{RAS}}$  precharge time,  $t_{\text{RP}}$ , has been satisfied. Once a cycle begins, internal clocks and other circuits within the KM4164B begin a complex sequence of events. If the sequence is broken by violating minimum timing requirements, loss of data integrity can occur.

### Read

A read cycle is achieved by maintaining the write enable input  $\overline{(W)}$  high during a  $\overline{\text{RAS}}/\overline{\text{CAS}}$  cycle. The output of the KM4164B remains in the Hi-Z state until valid data appears at the output. If  $\overline{\text{CAS}}$  goes low before  $t_{\text{RCD}}(\text{max})$ , the access time to valid data is specified by  $t_{\text{RAC}}$ . If  $\overline{\text{CAS}}$  goes low after  $t_{\text{RCD}}(\text{max})$ , the access time is measured



### **DEVICE OPERATION** (Continued)

from  $\overline{\text{CAS}}$  and is specified by  $t_{\text{CAC}}$ . In order to achieve the minimum access time,  $t_{\text{RAC}}(\text{min})$ , it is necessary to bring  $\overline{\text{CAS}}$  low before  $t_{\text{RCO}}(\text{max})$ .

#### Write

The KM4164B can perform early write, late write and read-modify-write cycles. The difference between these cycles is in the state of data-out and is determined by the timing relationship between  $\overline{W}$  and  $\overline{CAS}$ . In any type of write cycle, Data-in must be valid at or before the falling edge of  $\overline{W}$  or  $\overline{CAS}$ , whichever is later.

Early Write: An early write cycle is performed by bringing  $\overline{W}$  low before  $\overline{CAS}$ . The data at the data input pin (D) is written into the addressed memory cell. Throughout the early write cycle the output remains in the Hi-Z state. This cycle is good for common I/O applications because the data-in and data-out pins may be tied together without bus contention.

Read-Modify-Write: In this cycle, valid data from the addressed cell appears at the output before and during the time that data is being written into the same cell location. This cycle is achieved by bringing  $\overline{W}$  low after  $\overline{\text{CAS}}$  and meeting the data sheet read-modify-write cycle timing requirements. This cycle requires using a separate I/O to avoid bus contention.

Late Write: If  $\overline{W}$  is brought low after  $\overline{CAS}$ , a late write cycle will occur. The late write cycle is very similar to the read-modify-write cycle except that the timing parameters,  $t_{RWD}$  and  $t_{CWD}$ , are not necessarily met. The state of data-out is indeterminate since the output could be either Hi-Z or contain data depending on the timing conditions. This cycle requires a separate I/O to avoid bus contention.

### **Data Output**

The KM4164B has a three-state output buffers which are trolled by  $\overline{\text{CAS}}$  (and  $\overline{\text{W}}$  for early write).

Whenever CAS is high (V<sub>IH</sub>), the output is in the high impedance (Hi-Z) state, In any cycle in which valid data appears at the output, the output first remains in the Hi-Z state until the data is valid and then the valid data appears at the output. The valid data remains at the output until CAS returns high. This is true even if a new RAS cycle occurs (as in hidden refresh). Each of the KM4164B operating cycles are listed below after the corresponding output state produced by the cycle.

Valid Output Data: Read, Read-Modify-Write, Hidden Refresh, Page Mode Read, Page Mode Read-Modify-Write.

 $\it Hi\text{-}Z$  Output State: Early Write,  $\overline{\mbox{RAS}}\mbox{-only}$  Refresh, Page Mode write,  $\overline{\mbox{CAS}}\mbox{-only}$  cycle.

Indeterminate Output State: Delayed Write

### Refresh

The data in the KM4164B is stored on a tiny capacitor within each memory cell. Due to leakage, the data will leak off after a period of time. To maintain data integrity it is necessary to refresh each of the rows every 2 ms. There are several ways to accomplish this.

RAS-Only Refresh: This is the most common method for performing refresh. It is performed by strobing in a row address with RAS while CAS remains high.

Hidden Refresh: A hidden refresh cycle may be performed while maintaining the latest valid data at the output by extending the CAS active time and strobing in a refresh row address with RAS.

Other Refresh Methods: It is also possible to refresh the KM4164B by using read, write or read-modify-write cycles. Whenever a row is accessed, all the cells in that row are automatically refreshed. There are certain applications in which it might be advantageous to perform refresh in this manner but in general RAS-only refresh is the preferred method.

## Page Mode

Page mode memory cycles provide faster access and lower power dissipation than normal memory cycles. In page mode, it is possible to perform read, write or read-modify-write cycles. As long as the applicable timing requirements are observed it is possible to mix these cycles in any order. A page mode cycle begins with a normal cycle. While RAS is kept low to maintain the row address, CAS is cycled to strobe in additional column addresses. This eliminates the time required to set up and strobe sequential row addresses for the same page.

## Power-up

If  $\overline{RAS} = V_{SS}$  during power-up the KM4164B might begin an active cycle. This condition results in higher than necessary current demands from the power supply during power-up. It is recommended that  $\overline{RAS}$  and  $\overline{CAS}$  track with  $V_{CC}$  during power-up or be held at a valid  $V_{IH}$  in order to minimize the power-up current.

An initial pause of  $100\mu sec$  is required after power-up followed by 8 initialized cycles before proper device



# **DEVICE OPERATION** (Continued)

operation is assured. Eight initialization cycles are also required after any 2 ms period in which there are no RAS cycles. An initialization cycle is any cycle in which RAS is cycled.

### **Termination**

The lines from the TTL driver circuits to the KM4164B inputs act like unterminated transmission lines resulting in significant positive and negative overshoots at the inputs. To minimize overshoot it is advisable to terminate the input lines and to keep them as short as possible. Although either series or parallel termination may be used, series termination is generally recommended since it is simple and draws no additional power. It consists of a resistor in series with the input line placed close to the KM4164B input pin. The optimum value depends on the board layout. It must be determined experimentally and is usually in the range of 20 to 40 ohms.

### **Board Layout**

It is important to lay out the power and ground lines on memory boards in such a way that switching transient effects are minimized. The recommended methods are gridded power and ground lines or separate power and ground planes. The power and ground lines act like transmission lines to the high frequency transients generated by DRAMS. The impedance is minimized if all the power supply traces to all the DRAMS run both horizontally and vertically and are connected at each intersection or better yet if power and ground planes are used.

Address and control lines should be as short as possible to avoid skew. In boards with many DRAMS these lines should fan out from a central point like a fork or comb rather than being connected in a serpentine pattern. Also the control logic should be centrally located on large memory boards to facilitate the shortest possible address and control lines to all the DRAMS.

### Decoupling

The importance of proper decoupling cannot be over emphasized. Excessive transient noise or voltage droop on the  $V_{\rm CC}$  line can cause loss of data integrity (soft errors). The total combined voltage changes over time in the  $V_{\rm CC}$  to  $V_{\rm SS}$  voltage (measured at the device pins) should not exceed 500mV.

A high frequency  $0.1\mu F$  ceramic decoupling capacitor should be connected between the  $V_{CC}$  and ground pins of each KM4164B using the shortest possible traces. These capacitors act as a low impedance shunt for the high frequency switching transients generated by the KM4164B and they supply much of the current used by the KM4164B during cycling.

In addition, a large tantalum capacitor with a value of  $47\mu F$  to  $100\mu F$  should be used for bulk decoupling to recharge the  $0.1\mu F$  čapacitors between cycles, thereby reducing power line droop. The bulk decoupling capacitor should be placed near the point where the power traces meet the power grid or power plane. Even better results may be achieved by distributing more than one tantalum capacitor throughout the memory array.



# PACKAGE DIMENSIONS

# 16-LEAD PLASTIC DUAL IN-LINE PACKAGE

Units: Inches (millimeters)

