

SEMICONDUCTOR

# HGTG12N60A4D, HGTP12N60A4D, HGT1S12N60A4DS

Data Sheet

October 2001 File Number 4697.3

### 600V, SMPS Series N-Channel IGBT with Anti-Parallel Hyperfast Diode

The HGTG12N60A4D, HGTP12N60A4D and

HGT1S12N60A4DS are MOS gated high voltage switching devices combining the best features of MOSFETs and bipolar transistors. These devices have the high input impedance of a MOSFET and the low on-state conduction loss of a bipolar transistor. The much lower on-state voltage drop varies only moderately between 25°C and 150°C. The IGBT used is the development type TA49335. The diode used in anti-parallel is the development type TA49371.

This IGBT is ideal for many high voltage switching applications operating at high frequencies where low conduction losses are essential. This device has been optimized for high frequency switch mode power supplies.


Formerly Developmental Type TA49337.

# **Ordering Information**

PART NUMBER	PACKAGE	BRAND
HGTG12N60A4D	TO-247	12N60A4D
HGTP12N60A4D	TO-220AB	12N60A4D
HGT1S12N60A4DS	TO-263AB	12N60A4D

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the TO-263AB variant in tape and reel, i.e. HGT1S12N60A4DST.

# Symbol




### Features


- >100kHz Operation ..... 390V, 12A
- 200kHz Operation ...... 390V, 9A
- 600V Switching SOA Capability
- Low Conduction Loss
- Temperature Compensating SABER™ Model www.fairchildsemi.com
- Related Literature
  - TB334 "Guidelines for Soldering Surface Mount Components to PC Boards

# Packaging


#### JEDEC TO-220AB ALTERNATE VERSION



#### JEDEC TO-263AB



JEDEC STYLE TO-247



FAIRCHILD SEM		ORPORATION IG	BT PRODUCT IS	COVERED BY ON	NE OR MORE OF	THE FOLLOWING	<b>B U.S. PATENTS</b>
4,364,073	4,417,385	4,430,792	4,443,931	4,466,176	4,516,143	4,532,534	4,587,713
4,598,461	4,605,948	4,620,211	4,631,564	4,639,754	4,639,762	4,641,162	4,644,637
4,682,195	4,684,413	4,694,313	4,717,679	4,743,952	4,783,690	4,794,432	4,801,986
4,803,533	4,809,045	4,809,047	4,810,665	4,823,176	4,837,606	4,860,080	4,883,767
4,888,627	4,890,143	4,901,127	4,904,609	4,933,740	4,963,951	4,969,027	

### Absolute Maximum Ratings $T_C = 25^{\circ}C$ , Unless Otherwise Specified

	HGTG12N60A4D, HGTP12N60A4D.	
	HGT1S12N60A4DS	UNITS
Collector to Emitter VoltageBV <sub>CES</sub>	600	V
Collector Current Continuous		
At $T_{C} = 25^{\circ}C$ $I_{C25}$	54	А
At $T_{C} = 110^{9}C$ $I_{C110}$	23	А
Collector Current Pulsed (Note 1)	96	А
Gate to Emitter Voltage ContinuousV <sub>GES</sub>	±20	V
Gate to Emitter Voltage PulsedV <sub>GEM</sub>	±30	V
Switching Safe Operating Area at T <sub>J</sub> = 150 <sup>o</sup> C, Figure 2	60A at 600V	
Power Dissipation Total at $T_C = 25^{\circ}C$ $P_D$	167	W
Power Dissipation Derating T <sub>C</sub> > 25 <sup>o</sup> C	1.33	W/ <sup>o</sup> C
Operating and Storage Junction Temperature Range	-55 to 150	°C
Maximum Temperature for Soldering		
Leads at 0.063in (1.6mm) from Case for 10s TL	300	°C
Package Body for 10s, see Tech Brief 334	260	°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

#### NOTE:

1. Pulse width limited by maximum junction temperature.

#### **Electrical Specifications** $T_J = 25^{\circ}C$ , Unless Otherwise Specified

PARAMETER	SYMBOL	TEST CONDITIONS   I <sub>C</sub> = 250μA, V <sub>GE</sub> = 0V		MIN	TYP	MAX	UNITS
Collector to Emitter Breakdown Voltage	BV <sub>CES</sub>			600	-	-	V
Collector to Emitter Leakage Current	ICES	V <sub>CE</sub> = 600V	T <sub>J</sub> = 25 <sup>0</sup> C	-	-	250	μΑ
			T <sub>J</sub> = 125 <sup>0</sup> C	-	-	2.0	mA
Collector to Emitter Saturation Voltage	V <sub>CE(SAT)</sub>		T <sub>J</sub> = 25 <sup>0</sup> C	-	2.0	2.7	V
V <sub>GE</sub> =	V <sub>GE</sub> = 15V	T <sub>J</sub> = 125 <sup>0</sup> C	-	1.6	2.0	V	
Gate to Emitter Threshold Voltage	V <sub>GE(TH)</sub>	$I_{\rm C} = 250 \mu \text{A}, V_{\rm CE} = 60$	V0V	-	5.6	-	V
Gate to Emitter Leakage Current	IGES	$V_{GE} = \pm 20V$		-	-	±250	nA
Switching SOA	SSOA	$T_J = 150^{\circ}C, R_G = 100$ L = 100µH, V <sub>CE</sub> = 600		60	-	-	A
Gate to Emitter Plateau Voltage	V <sub>GEP</sub>	I <sub>C</sub> = 12A, V <sub>CE</sub> = 300V	/	-	8	-	V
On-State Gate Charge	Q <sub>g(ON)</sub>	) I <sub>C</sub> = 12A, V <sub>GE</sub> = 15V		-	78	96	nC
	V <sub>GE</sub> = 20V	-	97	120	nC		
Current Turn-On Delay Time	<sup>t</sup> d(ON)I	IGBT and Diode at $T_J = 25^{\circ}C$ , $I_{CE} = 12A$ , $V_{CE} = 390V$ , $V_{GE} = 15V$ ,		-	17	-	ns
Current Rise Time	t <sub>rl</sub>			-	8	-	ns
Current Turn-Off Delay Time	<sup>t</sup> d(OFF)I			-	96	-	ns
Current Fall Time	t <sub>fl</sub>	$R_{G} = 10\Omega$ ,	$R_{G} = 10\Omega$ ,		18	-	ns
Turn-On Energy (Note 2)	E <sub>ON1</sub>	─ L = 500μH, _ Test Circuit (Figure 24	4)	-	55	-	μJ
Turn-On Energy (Note 2)	E <sub>ON2</sub>		-,	-	160	-	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>			-	50	-	μJ
Current Turn-On Delay Time	<sup>t</sup> d(ON)I	IGBT and Diode at T <sub>J</sub>	= 125 <sup>0</sup> C,	-	17	-	ns
Current Rise Time	t <sub>rl</sub>	$I_{CE} = 12A,$	5\/	-	16	-	ns
Current Turn-Off Delay Time	<sup>t</sup> d(OFF)I	$-V_{CE} = 390V, V_{GE} = 15V, R_{G} = 10\Omega,$		-	110	170	ns
Current Fall Time	t <sub>fl</sub>	L = 500μH,		-	70	95	ns
Turn-On Energy (Note 2)	E <sub>ON1</sub>	Test Circuit (Figure 24	4)	-	55	-	μJ
Turn-On Energy (Note 2)	E <sub>ON2</sub>			-	250	350	μJ
Turn-Off Energy (Note 3)	E <sub>OFF</sub>			-	175	285	μJ

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
Diode Forward Voltage	V <sub>EC</sub>	I <sub>EC</sub> = 12A	-	2.2	-	V
Diode Reverse Recovery Time	t <sub>rr</sub>	$I_{EC} = 12A, dI_{EC}/dt = 200A/\mu s$	-	30	-	ns
		$I_{EC} = 1A$ , $dI_{EC}/dt = 200A/\mu s$	-	18	-	ns
Thermal Resistance Junction To Case	R <sub>θJC</sub>	IGBT	-	-	0.75	°C/W
		Diode	-	-	2.0	°C/W


#### **Electrical Specifications** $T_J = 25^{\circ}C$ , Unless Otherwise Specified (Continued)

NOTES:


Values for two Turn-On loss conditions are shown for the convenience of the circuit designer. E<sub>ON1</sub> is the turn-on loss of the IGBT only. E<sub>ON2</sub> is the turn-on loss when a typical diode is used in the test circuit and the diode is at the same T<sub>J</sub> as the IGBT. The diode type is specified in Figure 24.

 Turn-Off Energy Loss (E<sub>OFF</sub>) is defined as the integral of the instantaneous power loss starting at the trailing edge of the input pulse and ending at the point where the collector current equals zero (I<sub>CE</sub> = 0A). All devices were tested per JEDEC Standard No. 24-1 Method for Measurement of Power Device Turn-Off Switching Loss. This test method produces the true total Turn-Off Energy Loss.

### Typical Performance Curves Unless Otherwise Specified












FIGURE 2. MINIMUM SWITCHING SAFE OPERATING AREA




FIGURE 4. SHORT CIRCUIT WITHSTAND TIME




FIGURE 5. COLLECTOR TO EMITTER ON-STATE VOLTAGE





FIGURE 7. TURN-ON ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT








FIGURE 6. COLLECTOR TO EMITTER ON-STATE VOLTAGE






FIGURE 8. TURN-OFF ENERGY LOSS vs COLLECTOR TO EMITTER CURRENT















FIGURE 13. TRANSFER CHARACTERISTIC












FIGURE 14. GATE CHARGE WAVEFORMS








FIGURE 16. TOTAL SWITCHING LOSS vs GATE RESISTANCE






















FIGURE 20. RECOVERY TIMES vs FORWARD CURRENT








FIGURE 23. IGBT NORMALIZED TRANSIENT THERMAL RESPONSE, JUNCTION TO CASE






FIGURE 24. INDUCTIVE SWITCHING TEST CIRCUIT




FIGURE 25. SWITCHING TEST WAVEFORMS

# Handling Precautions for IGBTs

Insulated Gate Bipolar Transistors are susceptible to gate-insulation damage by the electrostatic discharge of energy through the devices. When handling these devices, care should be exercised to assure that the static charge built in the handler's body capacitance is not discharged through the device. With proper handling and application procedures, however, IGBTs are currently being extensively used in production by numerous equipment manufacturers in military, industrial and consumer applications, with virtually no damage problems due to electrostatic discharge. IGBTs can be handled safely if the following basic precautions are taken:

- Prior to assembly into a circuit, all leads should be kept shorted together either by the use of metal shorting springs or by the insertion into conductive material such as "ECCOSORBD™ LD26" or equivalent.
- 2. When devices are removed by hand from their carriers, the hand being used should be grounded by any suitable means for example, with a metallic wristband.
- 3. Tips of soldering irons should be grounded.
- 4. Devices should never be inserted into or removed from circuits with power on.
- Gate Voltage Rating Never exceed the gate-voltage rating of V<sub>GEM</sub>. Exceeding the rated V<sub>GE</sub> can result in permanent damage to the oxide layer in the gate region.
- 6. **Gate Termination** The gates of these devices are essentially capacitors. Circuits that leave the gate opencircuited or floating should be avoided. These conditions can result in turn-on of the device due to voltage buildup on the input capacitor due to leakage currents or pickup.
- 7. **Gate Protection** These devices do not have an internal monolithic Zener diode from gate to emitter. If gate protection is required an external Zener is recommended.

# **Operating Frequency Information**

Operating frequency information for a typical device (Figure 3) is presented as a guide for estimating device performance for a specific application. Other typical frequency vs collector current ( $I_{CE}$ ) plots are possible using the information shown for a typical unit in Figures 5, 6, 7, 8, 9 and 11. The operating frequency plot (Figure 3) of a typical device shows  $f_{MAX1}$  or  $f_{MAX2}$ ; whichever is smaller at each point. The information is based on measurements of a typical device and is bounded by the maximum rated junction temperature.


 $f_{MAX1}$  is defined by  $f_{MAX1} = 0.05/(t_{d(OFF)I} + t_{d(ON)I})$ . Deadtime (the denominator) has been arbitrarily held to 10% of the on-state time for a 50% duty factor. Other definitions are possible.  $t_{d(OFF)I}$  and  $t_{d(ON)I}$  are defined in Figure 25. Device turn-off delay can establish an additional frequency limiting condition for an application other than  $T_{JM}$ .  $t_{d(OFF)I}$  is important when controlling output ripple under a lightly loaded condition.


$$\begin{split} f_{MAX2} & \text{ is defined by } f_{MAX2} = (\mathsf{P}_D - \mathsf{P}_C)/(\mathsf{E}_{OFF} + \mathsf{E}_{ON2}). \text{ The} \\ \text{allowable dissipation } (\mathsf{P}_D) \text{ is defined by } \mathsf{P}_D = (\mathsf{T}_{JM} - \mathsf{T}_C)/\mathsf{R}_{\theta JC}. \\ \text{The sum of device switching and conduction losses must} \\ \text{not exceed } \mathsf{P}_D. \text{ A 50\% duty factor was used (Figure 3) and} \\ \text{the conduction losses } (\mathsf{P}_C) \text{ are approximated by} \\ \mathsf{P}_C = (\mathsf{V}_{CE} \times \mathsf{I}_{CE})/2. \end{split}$$

 $E_{ON2}$  and  $E_{OFF}$  are defined in the switching waveforms shown in Figure 25.  $E_{ON2}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-on and  $E_{OFF}$  is the integral of the instantaneous power loss ( $I_{CE} \times V_{CE}$ ) during turn-off. All tail losses are included in the calculation for  $E_{OFF}$ ; i.e., the collector current equals zero ( $I_{CE} = 0$ ).

# TO-220AB (Alternate Version)

3 LEAD JEDEC TO-220AB PLASTIC PACKAGE






	INCHES		INCHES MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	2, 4
b	0.030	0.034	0.77	0.86	2, 4
b <sub>1</sub>	0.045	0.055	1.15	1.39	2, 4
С	0.018	0.022	0.46	0.55	2, 4
D	0.590	0.610	14.99	15.49	-
Е	0.395	0.405	10.04	10.28	-
е	0.100 TYP		2.54 TYP		5
e <sub>1</sub>	0.200	BSC	5.08 BSC		5
H <sub>1</sub>	0.235	0.255	5.97	6.47	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	6
L	0.530	0.550	13.47	13.97	-
L <sub>1</sub>	0.110	0.130	2.80	3.30	3
ØP	0.149	0.153	3.79	3.88	-
Q	0.105	0.115	2.66	2.92	-

NOTES:

1. These dimensions are within allowable dimensions of Rev. J of JEDEC TO-220AB outline dated 3-24-87.

- 2. Dimension (without solder).
- 3. Solder finish uncontrolled in this area.
- 4. Add typically 0.002 inches (0.05mm) for solder plating.
- 5. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.
- 6. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.
- 7. Controlling dimension: Inch.
- 8. Revision 3 dated 7-97.

### **TO-263AB** SURFACE MOUNT JEDEC TO-263AB PLASTIC PACKAGE



MINIMUM PAD SIZE RECOMMENDED FOR SURFACE-MOUNTED APPLICATIONS

	INCHES		MILLIN	ETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
А	0.170	0.180	4.32	4.57	-
A <sub>1</sub>	0.048	0.052	1.22	1.32	4, 5
b	0.030	0.034	0.77	0.86	4, 5
b <sub>1</sub>	0.045	0.055	1.15	1.39	4, 5
b <sub>2</sub>	0.310	-	7.88	-	2
С	0.018	0.022	0.46	0.55	4, 5
D	0.405	0.425	10.29	10.79	-
E	0.395	0.405	10.04	10.28	-
е	0.100	) TYP	2.54 TYP		7
e <sub>1</sub>	0.200	BSC	5.08 BSC		7
H <sub>1</sub>	0.045	0.055	1.15	1.39	-
J <sub>1</sub>	0.095	0.105	2.42	2.66	-
L	0.175	0.195	4.45	4.95	-
L <sub>1</sub>	0.090	0.110	2.29	2.79	4,6
L <sub>2</sub>	0.050	0.070	1.27	1.77	3
L <sub>3</sub>	0.315	-	8.01	-	2

NOTES:

1. These dimensions are within allowable dimensions of Rev. C of JEDEC TO-263AB outline dated 2-92.

 L<sub>3</sub> and b<sub>2</sub> dimensions established a minimum mounting surface for terminal 4.

3. Solder finish uncontrolled in this area.

4. Dimension (without solder).


5. Add typically 0.002 inches (0.05mm) for solder plating.

6. L<sub>1</sub> is the terminal length for soldering.

7. Position of lead to be measured 0.120 inches (3.05mm) from bottom of dimension D.

8. Controlling dimension: Inch.


9. Revision 10 dated 5-99.



©2001 Fairchild Semiconductor Corporation

# TO-247

3 LEAD JEDEC STYLE TO-247 PLASTIC PACKAGE



LEAD 1	-	GATE
LEAD 2	-	COLLECTOR
LEAD 3	-	EMITTER
TERM. 4	-	COLLECTOR

	INCHES		MILLI	MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES	
А	0.180	0.190	4.58	4.82	-	
b	0.046	0.051	1.17	1.29	2, 3	
b <sub>1</sub>	0.060	0.070	1.53	1.77	1, 2	
b <sub>2</sub>	0.095	0.105	2.42	2.66	1, 2	
С	0.020	0.026	0.51	0.66	1, 2, 3	
D	0.800	0.820	20.32	20.82	-	
Е	0.605	0.625	15.37	15.87	-	
е	0.219 TYP		5.56 TYP		4	
e <sub>1</sub>	0.438	BSC	11.12 BSC		4	
J <sub>1</sub>	0.090	0.105	2.29	2.66	5	
L	0.620	0.640	15.75	16.25	-	
L <sub>1</sub>	0.145	0.155	3.69	3.93	1	
ØP	0.138	0.144	3.51	3.65	-	
Q	0.210	0.220	5.34	5.58	-	
ØR	0.195	0.205	4.96	5.20	-	
ØS	0.260	0.270	6.61	6.85	-	

Lead dimension and finish uncontrolled in L<sub>1</sub>.

2. Lead dimension (without solder).

3. Add typically 0.002 inches (0.05mm) for solder coating.

4. Position of lead to be measured 0.250 inches (6.35mm) from bottom of dimension D.

5. Position of lead to be measured 0.100 inches (2.54mm) from bottom of dimension D.

6. Controlling dimension: Inch.

7. Revision 1 dated 1-93.

#### TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™ Bottomless™ CoolFET™ *CROSSVOLT*™ DenseTrench™ DOME™ EcoSPARK™ E<sup>2</sup>CMOS™ Ensigna™ FACT™ FACT QuietSerie<sup>™</sup> FAST® FASTr™ FRFET™ GlobalOptoisolator™ GTO™ HiSeC™ **ISOPLANAR™** LittleFET™ MicroFET™ MicroPak™ MICROWIRE™

**OPTOLOGIC™** OPTOPLANAR™ PACMAN™ POP™ Power247<sup>™</sup> PowerTrench<sup>®</sup> QFET™ QS™ QT Optoelectronics™ Quiet Series<sup>™</sup> SILENT SWITCHER®

SMART START™ STAR\*POWER™ Stealth™ SuperSOT<sup>™</sup>-3 SuperSOT<sup>™</sup>-6 SuperSOT<sup>™</sup>-8 SyncFET™ TinyLogic™ TruTranslation™ UHC™

VCX™

UltraFET<sup>®</sup>

STAR\*POWER is used under license

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### **PRODUCT STATUS DEFINITIONS**

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.