
LPTTL/MONOSTABLE 96L02 LOW POWER DUAL RETRIGGERABLE RESETTABLE MONOSTABLE MULTIVIBRATOR


DESCRIPTION - The TTL/Monostable 96L02 is a low power Dual Retriggerable, ResettableMonostable Multivibrator which provides an output pulse whose duration and accuracy is a function of external timing components. The 96L02 has excellent immunity to noise on the $V_{\hbox{\scriptsize CC}}$ and ground lines. The 96L02 uses TTL inputs and outputs for high speed and high fan out capability and is compatible with all members of the Fairchild TTL family.


- **TYPICAL POWER DISSIPATION OF 25 mW/ONE SHOT**
- 50 ns TYPICAL PROPAGATION DELAY
- RETRIGGERABLE 0 TO 100% DUTY CYCLE
- TTL INPUT GATING LEADING OR TRAILING EDGE TRIGGERING
- **COMPLEMENTARY TTL OUTPUTS**
- OPTIONAL RETRIGGER LOCK-OUT CAPABILITY
- PULSE WIDTH COMPENSATED FOR V_{CC} AND TEMPERATURE VARIATIONS
- RESETTABLE

PIN NAMES		LOADING	
		HIGH	LOW
Ē	Trigger (Active LOW) Input	0.5	0.25
Α	Trigger (Active HIGH) Input	0.5	0.25
c̄ _D	Clear (Active LOW) Input	0.5	0.25
Q	Output (Active HIGH)	9.0	3.0
ā	Output (Active LOW)	9.0	3.0

1 Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW







FAIRCHILD LPTTL/MONOSTABLE • 96L02

FUNCTIONAL DESCRIPTION — The 96L02 dual resettable, retriggerable monostable multivibrator has two inputs per function, one active LOW and one active HIGH. This allows leading edge of trailing edge triggering. The TTL inputs make triggering independent of input transition times. When input conditions for triggering are met, a new cycle starts and the external capacitor is rapidly discharged and then allowed to charge. An input cycle time shorter than the output cycle time will retrigger the 96L02 and result in a continuous true output. (See Rule 9) The output pulse may be terminated at any time by connecting the reset pin to a logic level LOW. Active pullups are provided on the outputs for good drive capability into capacitive loads, Retriggering may be inhibited by tying the Q output to the active level LOW input or the Q output to the active level HIGH input.

OPERATION RULES

- 1. An external resistor (R χ) and external capacitor (C χ) are required as shown in the Logic Diagram.
- The value of R $_{X}$ may vary from 16 k Ω to 220 k Ω for 0 to 75°C operation. The value of R $_{X}$ may vary from 20 k Ω to 100 k Ω for -55 to
- The value of CX may vary from 0 to any necessary value available. If, however, the capacitor has leakages approaching 1.0 μ A or if stray capacitance from either terminal to ground is more than 50 pF, the timing equations may not represent the pulse width obtained.
- The output pulse with (t) is defined as follows:

$$t = 0.33 \; R_X C_X \; \left[1 + \frac{3.0}{R_X} \right] \; (\text{for } C_X > 10^3 \, \text{pF})$$

t is in ns for $C_X < 10^3$ pF, see Fig. 1

- 5. If electrolytic type capacitors are to be used, the following three configurations are recommended:
 - A. Use with low leakage capacitors:

The normal RC configuration can be used predictably only if the forward capacitor leakage at 5.0 V is less than 1.0 μ A, and the inverse capacitor leakage at 1.0 V is less than 1.6 μ A over the operational temperature range and Rule 3 above is satisfied.

B. Use with high inverse leakage current electrolytic capacitors: The diode in this configuration prevents high inverse leakage currents through the capacitor by preventing an inverse voltage across the capacitor. The use of this configuration is not recommended with retriggerable operation.

$$t \approx 0.3 \text{ RC}_X$$

C. Use to obtain extended pulse widths:

This configuration can be used to obtain extended pulse widths, because of the larger timing resistor allowed by beta multiplication. Electrolytics with high inverse leakage currents can be

 $R < R_X$ (0.7) (h_{FE} Q₁) or <2.5 M Ω whichever is the lesser R_X (min) $< R_Y < R_X$ (max)

Q₁: NPN silicon transistor with hFE requirements of above equations, such as 2N5961 or 2N5962

This configuration is not recommended with retriggerable operation.


6. To obtain variable pulse width by remote trimming, the following circuit is recommended:




- 7. Under any operating condition, CX and RX (min) must be kept as close to the circuit as possible to minimize stray capacitance and reduce noise pickup.
- 8. Input Trigger Pulse Rules. See Triggering Truth Table, following pages.

t₁, t₃ = Min. Positive Input Pulse Width > 60 ns

t₂, t₄ = Min. Negative Input Pulse Width > 60 ns



Input to Pin 4 (12) Pin 5 (11) = HIGH Pin 3 (13) = HIGH




9. The retriggerable pulse width is calculated as shown below:

$$tw = t + tp_{LH} = 0.33 R_X C_X (1 + \frac{3.0}{R_X}) + tp_{LH}$$

The retrigger pulse width is equal to the pulse width (t) plus a delay time. For pulse widths greater than 500 ns, tw can be approximated as t.

Retriggering will not occur if the retrigger pulse comes within ≈ 0.9 C_X ns after the initial trigger pulse. (i.e., during the discharge cycle)

10. Reset Operation -- An overriding active LOW level is provided on each oneshot, By applying a LOW to the reset, any timing cycle can be terminated or any new cycle inhibited until the LOW reset input is removed. Trigger inputs will not produce spikes in the output when the reset is held LOW.



11. V_{CC} and Ground wiring should conform to good high frequency standards so that switching transients on V_{CC} and Ground leads do not cause interaction between one-shots. Use of a 0.01 to 0.1 µF bypass capacitor between VCC and Ground located near the 96L02 is recommended.

FAIRCHILD LPTTL/MONOSTABLE • 96L02

ABSOLUTE MAXIMUM RATINGS (above which the useful life may be impaired)

Storage Temperature

Temperature (Ambient) Under Bias

V_{CC} Pin Potential to Ground Pin

*Input Voltage (dc)

*Input Current (dc)

Voltage Applied to Outputs (Output HIGH)

Output Current (dc) (Output LOW)

*Either Input Voltage Limit or Input Current is sufficient to protect the inputs.

-65°C to +150°C -55°C to +125°C -0.5 V to +7.0 V -0.5 V to +5.5 V -30 mA to +5.0 mA –0.5 V to $+V_{CC}$ value +30 mA

GUARANTEED OPERATING RANGES

	PART NUMBER	TEMPERATURE		
MIN.	PART NUMBER	TYP.	MAX.	TEMPERATURE
4.5 V	96L02XM	5.0 V	5.5 V	-55°C to 125°C
4.75 V	96L02XC	5.0 V	5.25 V	0°C to 75°C

X = package type; F for Flatpak, D for Ceramic Dip, P for Plastic Dip. See Packaging Information Section for packages available on this product.

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

SYMBOL CHARACTERISTIC		LIMITS				
	CHARACTERISTIC	MIN.	TYP. (Note 4)	MAX.	UNITS	CONDITIONS
VIH	Input HIGH Voltage	2.0			Volts	Guaranteed Input HIGH Threshold Voltage For all Inputs
VIL	Input LOW Voltage			0.7	Volts	Guaranteed Input LOW Threshold Voltage For all Inputs
VOH	Output HIGH Voltage	2.4	3,4		Volts	V _{CC} = MIN., I _{OH} = -0.36 mA
V _{OL}	Output LOW Voltage		0.14	0.3	Volts	V _{CC} = MIN., I _{OL} = 4.80 mA
I _{IH} Input HIGH Current	Input HIGH Current			20	μΑ	V _{CC} = MAX., V _{IN} = 2.4 V
	input man current			1.0	mA	V _{CC} = MAX., V _{IN} = 5.5 V
η <u>L</u>	Input LOW Current		-0.25	-0.4	mA	V _{CC} = MAX., V _{IN} = 0.3 V
I _{SC} (I _{OS})	Output Short Circuit Current (Note 5)	-2.0		-13	mA	V _{CC} = MAX., V _{OUT} = 1.0 V
¹cc	Power Supply Current	1000	10	16	mA	V _{CC} = MAX.

NOTES:

- 1. The actual testing procedures used to guarantee the Electrical Characteristics are contained in a detailed Customer Sample Specification, A copy of this specification can be obtained from Fairchild Digital Product Marketing, Mountain View, California.
- Conditions for testing, not shown in the table, are chosen to guarantee operation under "worst case" conditions.
 The specified LIMITS represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature and supply voltages extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- 4. Typical limits are at $V_{\rm CC}$ = 5.0 V, 25° C, and maximum loading.
- 5. Not more than one output should be shorted at a time.

FAIRCHILD LPTTL/MONOSTABLE • 96L02

SYMBOL	PARAMETER	LIMITS				
	FARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
96L02XM						
^t PLH	Negative Trigger Input to True Output		55	75	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
^t PHL	Negative Trigger Input to Complement Output		45	62	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t(min)	Minimum True Output Pulse Width		110		ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t	Pulse Width	12.4	13.8	15.2	μs	V _{CC} = 5.0 V, R _X = 39 kΩ, C _X = 1000 pF
RX	Timing Resistor Range	20		100	kΩ	
Δt	Maximum Change in True Output Pulse Width over Temperature Range		1,3		%	R _X = 39 kΩ, C _X = 1000 pF
96L02XC			<u> </u>		d !	
^t PLH	Negative Trigger Input to True Output		55	80	ns	$V_{CC} = 5.0 \text{ V}, \text{ R}_{X} = 20 \text{ k}\Omega$ $C_{X} = 0, C_{L} = 15 \text{ pF}$
^t PHL	Negative Trigger Input to Complement Output		45	65	ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t(min)	Minimum True Output Pulse Width		110		ns	$V_{CC} = 5.0 \text{ V}, R_X = 20 \text{ k}\Omega$ $C_X = 0, C_L = 15 \text{ pF}$
t	Pulse Width	12,4	13,8	15.2	μs	$V_{CC} = 5.0 \text{ V, R}_{X} = 39 \text{ k}\Omega, C_{X} = 1000 \text{ pF}$
RX	Timing Resistor Range	16		220	kΩ	
Δt	Maximum Change in True Output Pulse Width over Temperature Range		0.3	1.6	%	R _X = 39 kΩ, C _X = 1000 pF

OUTPUT PULSE WIDTH (t) USING LOW VALUES OF c_X ($c_X \leqslant$ 1000 pF) (FOR $c_X >$ 1000 pF SEE OPERATION RULES 4 AND 5.)






Fig. 1

TYPICAL PULSE CHARACTERISTICS


NEGATIVE TRIGGER DELAY TIME VERSUS AMBIENT TEMPERATURE




NORMALIZED OUTPUT PULSE WIDTH VERSUS OPERATING DUTY CYCLE




NORMALIZED OUTPUT PULSE WIDTH VERSUS SUPPLY VOLTAGE



MIN, OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE



NORMALIZED OUTPUT PULSE WIDTH VERSUS AMBIENT TEMPERATURE



TRIGGERING TRUTH TABLE

5(11)	PIN NO'S. 4(12)	3(13)	Operation
H→L	L	Н	Trigger
н	L→H	н	Trigger
×	X	L	Reset

H = HIGH Voltage Level ≥ V_{IH} L = LOW Voltage Level ≤ V_{IL}

X = Don't Care (either H or L)

 $H\rightarrow L$ = HIGH to LOW Voltage Level transition $L\rightarrow H$ = LOW to HIGH Voltage Level transition

SWITCHING CIRCUITS AND WAVEFORMS

