

**5-BIT SHIFT REGISTER**

**DESCRIPTION**

The M74LS96P is a semiconductor integrated circuit containing a 5-bit serial/parallel input-serial/parallel output shift register function.

**FEATURES**

- Positive edge-triggering
- Right shift function
- Asynchronous parallel input provided
- Direct reset input provided
- Wide operating temperature range ( $T_a = -20\sim+75^\circ C$ )

**APPLICATION**

General purpose, for use in industrial and consumer equipment.

**FUNCTIONAL DESCRIPTION**


This 5-bit shift register is composed with 4 R-S-T flip-flops and it functions as a serial/parallel input-serial/parallel output shift register.

For use as a serial input-serial/parallel output shift register, the load input LOAD or parallel data inputs  $S_{D0}\sim S_{D4}$  are kept in high and the data are applied to the serial data input  $D_s$ . When a clock pulse is applied to clock input T with  $D_s$  in high, the high signal is shifted sequentially to  $Q_0, Q_1 \dots Q_4$ . Shifting is performed when T changes from low to high. When the serial data are applied to  $S_{D0}\sim S_{D4}$  and LOAD is set high, the  $S_{D0}\sim S_{D4}$  signals appear in  $Q_0\sim Q_4$  respectively irrespective of T.

When direct reset input  $\bar{R}_D$  is set low,  $Q_0\sim Q_4$  are set low if LOAD is low irrespective of the other input signals.


When LOAD is high, parallel reading takes precedence, and the  $S_{D0}\sim S_{D4}$  signals appear in  $Q_0\sim Q_4$ .

**PIN CONFIGURATION (TOP VIEW)**



Outline 16P4

**BLOCK DIAGRAM**



**5-BIT SHIFT REGISTER****FUNCTION TABLE** (Note 1)**SERIAL INPUT-PARALLEL OUTPUT**

	$t_n$	$t_{n+1}$	$t_{n+2}$	$t_{n+3}$	$t_{n+4}$	$t_{n+5}$	$t_{n+6}$
$D_S$	L	H	L	H	L	H	L
$Q_0$	*	L	H	L	H	L	H
$Q_1$	*	*	L	H	L	H	L
$Q_2$	*	*	*	L	H	L	H
$Q_3$	*	*	*	*	L	H	L
$Q_4$	*	*	*	*	*	L	H

Note 1: For use as a serial input-parallel output, LOAD,  $S_{D0}$ ,  $S_{D1}$ ,  $S_{D2}$ ,  $S_{D3}$  and  $S_{D4}$  are all kept at low and  $\overline{R_D}$  is kept at high.

$t_n$ : Bit time prior to clock

$t_{n+1}$ : Bit time after application of 1 clock pulse

$t_{n+6}$ : Bit time after application of 6 clock pulses

\* : Cannot be predicted

**PARALLEL INPUT-PARALLEL OUTPUT**


LOAD	$S_{D(N)}$	$\overline{R_D}$	$Q(N)$
L	L	L	L
L	L	H	$Q^0$
L	H	L	L
L	H	H	$Q^0$
H	L	L	L
H	L	H	$Q^0$
H	H	L	H
H	H	H	H

Note 2: For use as a parallel input-parallel output,  $\overline{R_D}$  is first set low and kept at high. The parallel input data are input into  $S_{D0} \sim S_{D4}$ .

The data are read when LOAD is high and they simultaneously appear in the outputs.  $\overline{R_D}$  is usually kept at high and LOAD at low.

The "N" in  $S_{D(N)}$  refers to 0, 1, 2, 3, 4.

$Q^0$  is the level of Q before the indicated steady-state input conditions were established.

**OPERATION TIMING DIAGRAM**

## 5-BIT SHIFT REGISTER

ABSOLUTE MAXIMUM RATINGS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V <sub>CC</sub>	Supply voltage		-0.5 ~ +7	V
V <sub>I</sub>	Input voltage		-0.5 ~ +15	V
V <sub>O</sub>	Output voltage	High-level output	-0.5 ~ V <sub>CC</sub>	V
T <sub>OPR</sub>	Operating free-air ambient temperature range		-20 ~ +75	°C
T <sub>STG</sub>	Storage temperature		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V <sub>CC</sub>	Supply voltage	4.75	5	5.25	V
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> ≥ 2.7V	0	-400	μA
I <sub>OL</sub>	Low-level output current	V <sub>OL</sub> ≤ 0.4V	0	4	mA
		V <sub>OL</sub> ≤ 0.5V	0	8	mA

ELECTRICAL CHARACTERISTICS ( $T_a = -20 \sim +75^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V <sub>IH</sub>	High-level input voltage			2		V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IC</sub>	Input clamp voltage	V <sub>CC</sub> =4.75V, I <sub>IC</sub> =-18mA			-1.5	V
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> =4.75V, V <sub>I</sub> =0.8V V <sub>I</sub> =2V, I <sub>OH</sub> =-400μA	2.7	3.4		V
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> =4.75V, I <sub>OL</sub> =4mA V <sub>I</sub> =0.8V, V <sub>I</sub> =2V		0.25	0.4	V
		I <sub>OL</sub> =8mA		0.35	0.5	V
I <sub>IH</sub>	High-level input current	LOAD	V <sub>CC</sub> =5.25V		100	μA
		Other inputs	V <sub>I</sub> =2.7V		20	
		LOAD	V <sub>CC</sub> =5.25V		0.5	mA
		Other inputs	V <sub>I</sub> =10V		0.1	
I <sub>IL</sub>	Low-level input current	LOAD	V <sub>CC</sub> =5.25V		-2.0	mA
		Other inputs	V <sub>I</sub> =0.4V		-0.4	
I <sub>OS</sub>	Short-circuit output current (Note 3)	V <sub>CC</sub> =5.25V, V <sub>O</sub> =0V	-20		-100	mA
I <sub>CC</sub>	Supply current	V <sub>CC</sub> =5.25V (Note 4)		12	20	mA

\* : All typical values are at  $V_{CC}=5V$ ,  $T_a=25^\circ\text{C}$ .


Note 3: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 4: I<sub>CC</sub> is measured with  $\overline{R}_D$  at 0V and all the other inputs at 4.5V.SWITCHING CHARACTERISTICS ( $V_{CC}=5V$ ,  $T_a=25^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
f <sub>MAX</sub>	Maximum clock frequency	C <sub>L</sub> =15pF (Note 5)	25	45		MHz
t <sub>PLH</sub>	Low-to-high-level, high-to-low-level output propagation time, from input T to outputs Q <sub>0</sub> ~ Q <sub>4</sub>			12	40	ns
t <sub>PHL</sub>	High-to-low-level output propagation time, from input T to outputs Q <sub>0</sub> ~ Q <sub>4</sub>			12	40	ns
t <sub>PLH</sub>	Low-to-high-level output propagation time, from input S <sub>D</sub> , LOAD to outputs Q <sub>0</sub> ~ Q <sub>4</sub>			11	35	ns
t <sub>PHL</sub>	High-to-low-level output propagation time, from input $\overline{R}_D$ to outputs Q <sub>0</sub> ~ Q <sub>4</sub>			11	35	ns

**5-BIT SHIFT REGISTER**



Note 5: Measurement circuit



- (1) The pulse generator (PG) has the following characteristics:  
 $\text{PRR} = 1\text{MHz}$ ,  $t_r = 6\text{ns}$ ,  $t_f = 6\text{ns}$ ,  $t_w = 500\text{ns}$ ,  
 $V_p = 3V_{p,p}$ ,  $Z_0 = 50\Omega$ .  
(2)  $C_L$  includes probe and jig capacitance.

**TIMING REQUIREMENTS ( $V_{CC}=5V$ ,  $T_a=25^\circ\text{C}$ , unless otherwise noted)**

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{w(T)}$	Clock input T pulse width		20	5		ns
$t_{w(S_D)}$	Parallel data input pulse width		30	5		ns
$t_{w(R_D)}$	Direct reset pulse width		30	5		ns
$t_{su(D_S)}$	Setup time $D_S$ to T		30	3		ns
$t_{h(D_S)}$	Hold time $D_S$ to T		5	-1		ns

**TIMING DIAGRAM (Reference level = 1.3V)**


Note 6: The shaded areas indicate when the input is permitted to change for predictable output performance.