M74LS73AP

DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET

DESCRIPTION

The M74LS73AP is a semiconductor integrated circuit containing 2 J-K negative edge-triggered flip-flop circuits with discrete terminals for clock input $\overline{T}$, inputs J and K and direct reset input $\overline{R_D}$.

FEATURES

- Negative edge-triggering
- Each flip-flop can be used independently
- Direct reset input
- Q and $\overline{Q}$ outputs
- Wide operating temperature range (T_a = −20~+75°C)

APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

While $\overline{T}$ is high, signals J and K are put in the read-in state, and when $\overline{T}$ changes from high to low, the J and K signals immediately before the change emerge in outputs Q and $\overline{Q}$ in accordance with the function table. By setting $\overline{R_D}$ low, Q and $\overline{Q}$ are set low and high respectively irrespective of the status of the other input signals. For use as a J-K flip-flop, $\overline{R_D}$ must be kept high.

Also available is M74LS107AP with the same functions and electrical characteristics. This offers easy mounting with V_{CC} positioned at pin 14 and GND at pin 7.

PIN CONFIGURATION (TOP VIEW)



Outline 14P4

FUNCTIONAL TABLE (Note 1)

$\overline{T}$	$\overline{R_D}$	J	K	Q	$\overline{Q}$
X	L	X	X	L	H
↓	H	H	H	Toggle	
↓	H	L	H	L	H
↓	H	H	L	H	L
↓	H	L	L	Q^0	$\overline{Q^0}$
H	H	X	X	Q^0	$\overline{Q^0}$

Note 1 ↓ : Transition from high to low-level (negative edge trigger)
X : Irrelevant
Q^0 : level of Q before the indicated steady-state input conditions were established.
$\overline{Q^0}$: level of $\overline{Q}$ before the indicated steady-state input conditions were established.
Toggle : complement of previous state with ↓ transition of outputs

BLOCK DIAGRAM (EACH FLIP-FLOP)



DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET

ABSOLUTE MAXIMUM RATINGS (Ta = −20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		−0.5 ~ +7	V
V_I	Input voltage		−0.5 ~ +15	V
V_O	Output voltage	High-level state	−0.5 ~ V_{CC}	V
Topr	Operating free-air ambient temperature range		−20 ~ +75	°C
Tstg	Storage temperature range		−65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS (Ta = −20 ~ +75°C, unless otherwise noted)

Symbol	Parameter		Limits			Unit
			Min	Typ	Max	
V_{CC}	Supply voltage		4.75	5	5.25	V
I_{OH}	High-level output current	$V_{OH} \geqq 2.7V$	0		−400	μA
I_{OL}	Low-level output current	$V_{OL} \leqq 0.4V$	0		4	mA
		$V_{OL} \leqq 0.5V$	0		8	mA

ELECTRICAL CHARACTERISTICS (Ta = −20 ~ +75°C, unless otherwise noted)

Symbol	Parameter		Test conditions		Limits			Unit
					Min	Typ *	Max	
V_{IH}	High-level input voltage				2			V
V_{IL}	Low-level input voltage						0.8	V
V_{IC}	Input clamp voltage		V_{CC} = 4.75V, I_{IC} = −18mA				−1.5	V
V_{OH}	High-level output voltage		V_{CC} = 4.75V, V_I = 0.8V V_I = 2V, I_{OH} = −400μA		2.7	3.4		V
V_{OL}	Low-level output voltage		V_{CC} = 4.75V	I_{OL} = 4mA		0.25	0.4	V
			V_I = 0.8V, V_I = 2V	I_{OL} = 8mA		0.35	0.5	V
I_{IH}	High-level input current	J, K	V_{CC} = 5.25V V_I = 2.7V				20	μA
		$\overline{R_D}$					60	μA
		$\overline{T}$					80	μA
		J, K	V_{CC} = 5.25V V_I = 10V				0.1	mA
		$\overline{R_D}$					0.3	mA
		$\overline{T}$					0.4	mA
I_{IL}	Low-level input current	J, K	V_{CC} = 5.25V V_I = 0.4V				−0.4	mA
		$\overline{R_D}$ $\overline{T}$					−0.8	mA
I_{OS}	Short-circuit output current (Note 2)		V_{CC} = 5.25V, V_O = 0V		−20		−100	mA
I_{CC}	Supply current		V_{CC} = 5.25V (Note 3)			4	6	mA

* : All typical values are at V_{CC} = 5V, Ta = 25°C

Note 2: All measurements should be done quickly and not more than one output should be shorted at a time.

Note 3: Supply current measurements should be done with Q and $\overline{Q}$ set alternately high and $\overline{T}$ should be set low during actual measurement.

SWITCHING CHARACTERISTICS (V_{CC} = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
fmax	Maximum clock frequency	C_L = 15pF (Note 4)	30	45		MHz
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from $\overline{T}$ to Q, $\overline{Q}$			8	20	ns
t_{PHL}				6	20	ns
t_{PLH}	Low-to-high-level, high-to-low-level output propagation time, from $\overline{R_D}$ to Q, $\overline{Q}$			10	20	ns
t_{PHL}				7	20	ns

DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH RESET

Note 4: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:
PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns,
$V_P = 3V_{P\text{-}P}$, $Z_o = 50\Omega$.
(2) C_L includes probe and jig capacitance.

TIMING REQUIREMENTS (V_{CC}=5V, Ta=25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{w(\overline{T}H)}$	Clock input $\overline{T}$ high pulse width		20	12		ns
$t_{w(\overline{RD})}$	Direct reset input pulse width		25	4		ns
t_r	Clock rise time			650	100	ns
t_f	Clock fall time			900	100	ns
$t_{su(H)}$	Setup time high $\overline{T}$ to J, K		20	9		ns
$t_{su(L)}$	Setup time low $\overline{T}$ to J, K		20	10		ns
$t_{h(H)}$	Hold time high $\overline{T}$ to J, K		0	− 8		ns
$t_{h(L)}$	Hold time low $\overline{T}$ to J, K		0	− 5		ns

TIMING DIAGRAM (Reference level = 1.3V)



Note: The shaded areas indicate when the input is permitted to change for predictable output performance.

APPLICATION EXAMPLE

High-speed 1/3 divider