- Fast Multiplication . . . 5-Bit Product in 26 ns Typ
- Power Dissipation . . . 110 mW Typical
- **Latch Outputs for Synchronous Operation**
- Expandable for m-Bit-by-n-Bit Applications
- Fully Compatible with Most TTL and Other Saturated Low-Level Logic Families
- **Diode-Clamped Inputs Simplify System** Design

description

These low-power Schottky circuits are designed to be used in parallel multiplication applications. They perform binary multiplication in two's-complement form, two bits at a time.


The M inputs are for the multiplier bits and the B inputs are for the multiplicand. The Q outputs represent the partial product as a recoded base-4 number. This recoding effectively reduces the Wallace-tree hardware requirements by a factor of two.

The outputs represent partial products in one'scomplement form generated as a result of multiplication. A simple rounding scheme using two additional gates is needed for each partial product to generate two's complement.

The leading (most-significant) bit of the product is inverted for ease in extending the sign to square (left justify) the partial-product bits.

The SN54LS261 is characterized for operation over the full military temperature range of -55°C to 125°C; the SN74LS261 for operation from 0°C to 70°C.

logic symbol†




[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

SN54LS261 . . . J OR W PACKAGE SN74LS261 . . . D OR N PACKAGE (TOP VIEW)

_	_		
В3 🗌	1	\cup_{16}	□ Vcc
B4 🗌	2	15	∏ B2
c [3	14] B1
M2 🗌	4	13	B0
Q4 [5	12	<u></u> М1
O3 [6	11	M0
02 [7	10	<u>∏</u> ∞
GND [8	9	_ Q1

SN54LS261 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

FUNCTION TABLE


	INPUTS						OUTPUTS							
LATCH	ML	ILTIPLI	ER	<u>0</u> 4	U3	Q2	01	Ω0						
С	M2	M1	МО	4	<u> </u>	<u>uz</u>	<u>.</u>							
L	х	×	Х	Q40	Q3 ₀	Q_{20}	Q1 ₀	Q_0						
н	L	L	L	н	L	Ł	L	L						
н	L	L	Н	B4	В4	В3	B2	B1						
н	L	Н	L	B4	B4	В3	B2	B1						
н	L	н	Н	B4	В3	В2	B 1	во						
н	н	L	L	В4	$\overline{B}3$	B ₂	B1	B 0						
н	н	L	Н	В4	B4	B ₃	$\overline{B}2$	B ₁						
н	н	н	L	В4	B 4	B ₃	$\overline{B}2$	√B1						
н	н	н	н	н	L	L	L	L						

 \underline{H} = high level, L = low level, X = irrelevant $\overline{Q4}_0\dots Q0_0$ = The logic level of the same output before the high-to-low transition of C. B4 \dots B0 = The logic level of the indicated multiplicand (B) input.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Pin numbers shown are for D, J, N, and W packages





logic diagram (positive logic)





Pin numbers shown are for D, J, N, and W packages.



SN54LS261, SN74LS261 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

absolute maximum ratings over operating free-air	ten	pe	era	tu	re	rai	ng	e (un	les	SS (oth	er	wis	eı	no:	tec	(k			
Supply voltage, VCC (see Note 1)																					7 V
Input voltage																					7 V
Operating free-air temperature range: SN54LS261																			-55	°C to	125°C
SN74LS261																				0°C t	o 70°C
Storage temperature range																			-65	°C to	150°C
NOTE 1: Voltage values are with respect to network ground term	inal.																				

recommended operating conditions

		SN54LS261			SI	UNIT		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-400			-400	μΑ
Low-level output current, IOL				4			8	mA
Width of enable pulse, t _W		25			25			ns
Saturations's	Any M input	171			17↓			
Setup time, t _{su}	Any B input	15↓			15↓			ns
Hold time to	Any M input	01			0†			
Hold time, t _h	Any B input		01		01	01		ns
Operating free-air temperature, TA		-55		125	0		70	°c

1 The arrow indicates that the falling edge of the enable pulse is used for reference. electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DARAMETER		TE	T CONDITION	ect	S	N54LS2	261	S				
	PARAMETER	TEST CONDITIONS†				TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
VIH	High-level input voltage				2			2			V	
VIL	Low-level input voltage				1		0.7			0.8	V	
Vik	Input clamp voltage	V _{CC} = MIN,	I ₁ = -18 mA		1		1.5			-1.5	V	
VoH	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = -400 μ	Α	2.5	3.4		2.7	3.4		v	
	Low-level output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	IOL = 4 mA		0.25	0.4		0.25	0.4	V	
VOL	Low-level output voltage	V _{IL} = V _{IL} max		IOL = 8 mA					0.35	0.5	١ ٧	
	Input current at	14 - MAY	V1 = 7 V	MO or MI	1		0.2			0.2		
11	maximum input voltage	V _{CC} = MAX,	VI - 7 V	All others			0.1			0.1	rnA	
		.,,		MO or MI			40			40		
ΉΗ	High-level input current	V _{CC} = MAX,	$V_1 = 2.7 V$	All others	1		20			20	μΑ	
	Low-level input current	V _{CC} = MAX,	V ₁ = 0.4 V	MO or MI			-0.8	1		-0.8	mA	
IIL.	Low-level input current	VCC - WAA,	V - 0.4 V	All others			-0.4			-0.4	1 '''^	
os	Short-circuit output current §	V _{CC} = MAX			-20		-100	20		-100	mA	
'cc	Supply current	V _{CC} = MAX, Outputs open	All inputs at () V,		20	38		20	40	mA	

[†]For conditioning shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at V_{CC} = 5 V, T_A = 25 °C. ‡ Not more than one output should be shorted at a time and duration of the output short-circuit should not exceed one second.

SN54LS261, SN74LS261 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS


switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH .	С			22	35	ns	
tPHL	٦ ،	· Any u	Any Q		20	30	·ns
^t PLH	A M :	Any Q	C _L = 15 pF,		25	40	ns
tPHL_	Any M input	Atty C	$R_L = 2 k\Omega$, See Note 2		22	35	ns
^t PLH	Any B input	Any Q			27	42	ns
tPHL.	Any B Input	Ally U			24	37	ns

 \P_{tpLH} = propagation delay time, low-to-high-level output; tp_{HL} = propagation delay time, high-to-low-level output NOTE 2: Load circuits and voltage waveforms are shown in Section 1.

TYPICAL APPLICATION DATA

Multiplication of the numbers 26 (multiplicand) by 29 (multiplier) in decimal, binary, and 2-bit-at-a-time-binary is shown here:




Two points should be noted in the two-bit-at-a-time-binary example above. First, in positioning the partial products beneath each other for final addition, each partial product is shifted two places to the left of the partial products above it instead of one place as is done in regular multiplication. Second, the msb of the partial product (the sign bit) is extended to the sign-bit column of the final answer.

A substantial reduction of multiplication time, cost, and power is obtained by implementing a parallel partial-product-generation scheme using a 2-bit-at-a-time algorithm, followed by a Wallace Tree summation.

Partial-product-generation rules of the algorithm are:

 Examine two bits of multiplier M plus the next lower bit. For the first partial product (PP1) the next lower bit is zero.





SN54LS261, SN74LS261 2-BIT BY 4-BIT PARALLEL BINARY MULTIPLIERS

TYPICAL APPLICATION DATA

2. Generate partial product (PPi) as shown in the following table:

MULT	IPLIER BITS STEP 1	FROM	OPERATOR SYMBOL	TO OBTAIN PARTIAL PRODUCT
22i-1	2 ² i-2	22i-3	STIVIBUL	
0	0	0	0	Replace multiplicand by zero
0	0	1	+1 B	Copy multiplicand
0	1	0	+1 B	Copy multiplicand
0	1	1	+2 B	Shift multiplicand left one bit
1	0	0	-2 B	Shift two's complement of multiplicand left one bit
1	0	1 -	-1 B	Replace multiplicand by two's complement
1	1	0	-1 B	Replace multiplicand by two's complement
1	1	1	0	Replace multiplicand by zero

- 3. Weight the partial products by indexing each two places left relative to the next-less-significant product.
- 4. Extend the most-significant bit of the partial product to the sign-bit place value of the final product.


EXAMPLE OF ALGORITHM

The summation of these partial products was shown in the 2-bit-at-a-time binary multiplication example above.

The 'LS261 generates partial products according to this algorithm with two exceptions:

- The one's complement is generated for the cases requiring the two's complement. The two's complement can be
 obtained by adding one to the one's complement; this rounding can be done by using one NAND gate and one AND
 gate as shown in Figure B.
- 2. The most-significant bit is complemented to reduce the hardware required to extend the sign bit. This extension can be accomplished by adding a hard-wired logic 1 in bit position 2²ⁱ⁺¹⁵ of each partial product and also in bit position 2¹⁶ of the first partial product (PP1).

TTL Devices






FIGURE B - OTHER PARTIAL PRODUCTS, PPi




FIGURE C-MANIPULATION OF PARTIAL PRODUCTS FOR ENTRY INTO WALLACE TREE

In general, the 4×2 bit 'LS261 can be expanded for use in $4m \times 2n$ bit multipliers. Partial-product generation uses $m \times n$ 'LS261s $m \times n \div 16$ 'LS00s, and $m \times n \div 16$ 'LS08s. The size of the Wallace tree and ALU requirements vary depending on the size of the problem. The count for the 16 x 16 bit multiplier is:

- SN54LS261/SN74LS261
- SN54LS00/SN74LS00
- 2 SN54LS08/SN74LS08
- 56 7 2 SN54LS183/SN74LS183
- SN54LS181/SN74LS181
- SN54S182/SN74S182

2-749