54S/74S257 54LS/74LS257

QUAD 2-INPUT MULTIPLEXER

(With 3-State Outputs)


DESCRIPTION — The '257 is a quad 2-input multiplexer with 3-state outputs. Four bits of data from two sources can be selected using a Common Data Select input. The four outputs present the selected data in true (non-inverted) form. The outputs may be switched to a high impedance state with a HIGH on the common Output Enable (\overline{OE}) input, allowing the outputs to interface directly with bus oriented systems. It is fabricated with the Schottky barrier diode process for high speed.

- SCHOTTKY PROCESS FOR HIGH SPEED
- MULTIPLEXER EXPANSION BY TYING OUTPUTS TOGETHER
- NON-INVERTING 3-STATE OUTPUTS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS


ORDERING CODE: See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS OUT		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ} \text{ C} \text{ to } +125^{\circ} \text{ C}$	TYPE	
Plastic DIP (P)	Α	74S257PC, 74LS257PC		9B	
Ceramic DIP (D)	Α	74S257DC, 74LS257DC	54S257DM, 54LS257DM	6B	
Flatpak (F)	Α	74S257FC, 74LS257FC	54S257FM, 54LS257FM	4L	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



V_{CC} = Pin 16 Gnd = Pin 8

INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
S	Common Data Select Input	2.5/2.5	1.0/0.5	
S OE	3-State Output Enable Input (Active LOW)	1.25/1.25	0.5/0.25	
loa — lod	Data Inputs from Source 0	1.25/1.25	0.5/0.25	
I _{1a} — I _{1d}	Data Inputs from Source 1	1.25/1.25	0.5/0.25	
$Z_a - Z_d$	Multiplexer Outputs	162/12.5	65/5.0	
		(50)	(25)/(2.5)	

FUNCTIONAL DESCRIPTION — This device is a quad 2-input mulitplexer with 3-state outputs. It selects four bits of data from two sources under control of a Common Data Select input. When the Select input is LOW, the I_{0x} inputs are selected and when Select is HIGH, the I_{1x} inputs are selected. The data on the selected inputs appears at the outputs in true (non-inverted) form. The device is the logic implementation of a 4-pole, 2-position switch where the position of the switch is determined by the logic levels supplied to the Select input. The logic equations for the outputs are shown below:

$$\begin{split} Z_{a} &= \overline{OE} \bullet (I_{1a} \bullet S + I_{0a} \bullet \overline{S}) \\ Z_{c} &= \overline{OE} \bullet (I_{1c} \bullet S + I_{0c} \bullet \overline{S}) \end{split} \qquad \begin{aligned} Z_{b} &= \overline{OE} \bullet (I_{1b} \bullet S + I_{0b} \bullet \overline{S}) \\ Z_{d} &= \overline{OE} \bullet (I_{1d} \bullet S + I_{0d} \bullet \overline{S}) \end{aligned}$$

When the Output Enable input (\overline{OE}) is HIGH, the outputs are forced to a high impedance OFF state. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-state devices whose outputs are tied together are designed so there is no overlap.

TRUTH TABLE


OUTPUT ENABLE	SELECT INPUT	DATA INPUTS		OUTPUTS
ŌĒ	S	lo	l ₁	Z
Н	Х	Х	Х	(Z)
L	Н	Х	L	L
L	Н	Х	Н	Н
L	L	L	X	L
L	L	Н	X	Н

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

(Z)= High Impedance

LOGIC DIAGRAM



257

SYMBOL	PARAMETER		54/74S		/74S 54/74LS		UNITS	CONDITIONS
			Min	Max	Min	Max		
	Power Supply	Outputs HIGH		68		10		$V_{CC} = Max$; S, $I_{1x} = 4.5$ \overline{OE} , $I_{0x} = Gnd$
Icc	Current	Outputs LOW		93		16	mA	$V_{CC} = Max; I_{1x} = 4.5 V;$ $\overline{OE}, I_{0x}, S = Gnd$
		Outputs OFF		99		19		$V_{CC} = Max; S, I_{0x} = Gn$ $\overline{OE}, I_{1x} = 4.5 V$

AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

		54/74\$	54/74LS		
SYMBOL	PARAMETER	$C_L = 15 pF$ $R_L = 280 \Omega$	C _L = 15 pF	UNITS	CONDITIONS
		Min Max	Min Max		
tpLH tpHL	Propagation Delay I_n to Z_n	7.5 6.5	18 18	ns	Figs. 3-1, 3-5
tpLH tpHL	Propagation Delay S to Z _n	15 15	21 21	ns	Figs. 3-1, 3-20
tpzh tpzL	Output Enable Time	19.5 21	30 30	ns	Figs. 3-3, 3-11, 3-12 R _L = 2 kΩ ('LS257)
t _{PHZ} t _{PLZ}	Output Disable Time	8.5 14	30 25	ns	Figs. 3-3, 3-11, 3-12 $R_L = 2 \text{ k}\Omega$, $C_L = 5 \text{ pF}$ ('LS257)

16 V_{CC}

54LS/74LS257A


QUAD 2-INPUT MULTIPLEXER

(With .3-State Outputs)


 ${f DESCRIPTION}$ — The '257A is the same as the '257, except that the output drive capability is increased as indicated in the tables below. The ac test limits are the same as the '257 but with the test load changed to 667 Ω and 45 pF, except for the Output Disable Time tests, whose load is 667 Ω and 5 pF. For all other information please refer to the '257 data sheet.

ORDERING CODE: See Section 9

		2. 000 000	45 45 499	
	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG
PKGS	оит	$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	TYPE
Plastic DIP (P)	А	74LS257APC		9B
Ceramic DIP (D)	Α	74L9257ADC	54LS257ADM	6B
Flatpak (F)	Α	74LS257AFC	54LS257AFM	4L



CONNECTION DIAGRAM PINOUT A



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW	
Z _n	3-State Outputs	65/15 (25)/(7.5)	

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER		54/74LS		UNITS	CONDITIONS	
			Min	Max			
VoL	Output LOW Voltage	XM, XC		0.4 0.5	٧	$\begin{array}{c c} I_{OL} = 12 \text{ mA} \\ \hline I_{OL} = 24 \text{ mA} \end{array} V_{CC} = \text{Min}$	
los	Output Short Circuit C	-30	-130	mA	V _{CC} = Max		