
4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

MARCH 1974 - REVISED MARCH 1988

- Separate Read/Write Addressing Permits Simultaneous Reading and Writing
- Fast Access Times . . . Typically 20 ns
- Organized as 4 Words of 4 Bits
- Expandable to 1024 Words of n-Bits
- For Use as: Scratch-Pad Memory Buffer Storage between Processors Bit Storage in Fast Multiplication Designs
- Open-Collector Outputs with Low Maximum Off-State Current: '170 . . . 30 μΑ 'LS170 . . . 20 μΑ
- SN54LS670 and SN74LS670 Are Similar But Have 3-State Outputs

description

The '170 and 'LS170 MSI 16-bit TTL register files incorporate the equivalent of 98 gates. The register file is organized as 4 words of 4 bits each and separate on-chip decoding is provided for addressing the four word locations to either write-in or retrieve data. This permits simultaneous writing into one location and reading from another word location.



SN54170, SN54LS170, SN74170, SN74LS170


SN54LS170 . . . FK PACKAGE (TOP VIEW)

10

Q1

Q3

GND



NC - No internal connection

Four data inputs are available which are used to supply the 4-bit word to be stored. Location of the word is determined by the write-address inputs A and B in conjunction with a write-enable signal. Data applied at the inputs should be in its true form. That is, if a high-level signal is desired from the output, a high level is applied at the data input for that particular bit location. The latch inputs are arranged so that new data will be accepted only if both internal address gate inputs are high. When this condition exists, data at the D input is transferred to the latch output. When the write-enable input, \overline{G}_W , is high, the data inputs are inhibited and their levels can cause no change in the information stored in the internal latches. When the read-enable input, \overline{G}_R , is high, the data outputs are inhibited and remain high.

The individual address lines permit direct acquisition of data stored in any four of the latches. Four individual decoding gates are used to complete the address for reading a word. When the read address is made in conjunction with the read-enable signal, the word appears at the four outputs.


This arrangement—data-entry addressing separate from data-read addressing and individual sense line—eliminates recovery times, permits simultaneous reading and writing, and is limited in speed only by the write time (30 nanoseconds typical) and the read time (25 nanoseconds typical). The register file has a nondestructive readout in that data is not lost when addressed.

All '170 inputs and all inputs except the read enable and write enable of the 'LS170 are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input-clamping diodes minimize switching transients to simplify system design. High-speed, double-ended AND-OR-INVERT gates are employed for the read-address function and drive high-sink-current, open-collector outputs. Up to 256 of these outputs may be wire-AND connected for increasing the capacity up to 1024 words. Any number of these registers may be paralleled to provide n-bit word length.

The SN54170 and SN54LS170 are characterized for operation over the full military temperature range of -55° C to 125° C; the SN74170 and SN74LS170 are characterized for operation from 0° C to 70° C.

L Device

2-556



logic diagram (positive logic)

2-557

Pin numbers shown are for D, J, N, and W packages.

TTL Devices



WRITE FUNCTION TABLE (SEE NOTES A, B, AND C)

READ FUNCTION TABLE (SEE NOTES A AND D)

WR	ITE INPU	JTS		WORD					
WB	WA	GW	0	1	2	3			
L	L	L	Q = D	α ₀	α ₀	Ω0			
L	н	L	a ₀	G = D	a_0	α_0			
н	L	L	α_0	σ_0	Q = D	α_0			
н	н	L	α 0	a_0	a_0	G = D			
×	X	Н	a_0	α_0	σ_0	α_0			

RE	AD INPL	ITS	OUTPUTS					
RB	RA	ĞR	01	Q2	Q3	Q4		
L	L	L	W0B1	W0B2	W0B3	W0B4		
L	Н	L	W1B1	W1B2	W1B3	W1B4		
Н	L	L	W2B1	W2B2	W2B3	W2B4		
н	Н	L	W3B1	W3B2	W3B3	W3B4		
×	х	н	н	Ĥ	н	н		

- NOTES: A. H = high level, L = low level, X = irrelevant.

 B. (Q = D) = The four selected internal flip-flop outputs will assume the states applied to the four external data inputs.

 C. Q₀ = the level of Q before the indicated input conditions were established.


 D. WOB1 = The first bit of word 0, etc.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)
Input voltage: '170
'LS170'
Off-state output voltage: '170
'LS170
Operating free-air temperature range: SN54170, SN54LS170 (see Note 2)
SN74170, SN74LS170
Storage temperature range

NOTES: 1. Voltage values are with respect to network ground terminal.
2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air, R_{\theta CA}, of not more than 38°C/W

logic symbols†



 $^{^{\}mbox{\scriptsize $^{$\uparrow$}$}}$ This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

SN54170, SN74170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

			SN5417	0	SN74170			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	וואוטן	
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V	
High-level output voltage, VOH				5.5			5.5	V	
Low-level output current, IOL				16			16	mA	
Width of write-enable or read-enable pulse, tw		25			25		ns		
Setup times, high- or low-level data	Data input with respect to write enable, t _{su} (D)	10			10			ns	
(see Figure 2)	Write select with respect to write enable, t _{su} (W)	15			15			ns	
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15			ns	
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns	
Latch time for new data, t _{latch} (see Note 4)		25			25			ns	
Operating free-air temperature range, TA (see Note 2)		-55		125	0		70	°C	

- NOTES: 2. An SN54170 in the W package operating at free-air temperatures above 105°C requires a heat sink that provides a thermal resistance from case to free-air, R_{θCA}, of not more than 38°C/W.
 Write select setup time will protect the data written into the previous address. If protection of data in the previous address is not
 - required, t_{su(W)} can be ignored as any address selection sustained for the final 30 ns of the write-enable pulse and during th(W) will result in data being written into that location. Depending on the duration of the input conditions, one or a number of previous addresses may have been written into.
 - 4. Latch time is the time allowed for the Internal output of the latch to assume the state of new data. See Figure 2. This is important only when attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS [†]	MIN	TYP‡	MAX	UNIT
VIH	High-level input voltage		2			V
VIL	Low-level input voltage				8.0	V
VIK	Input clamp voltage	V _{CC} = MIN, I ₁ = -12 mA	T		-1.5	V
¹он	High-level output current	V _{CC} = MIN, V _{OH} = 5.5 V, V _{IH} = 2 V, V _{IL} = 0.8 V			30	μА
VOL	Low-level output voltage	V _{CC} = MIN, V _{IH} = 2 V, V _{IL} = 0.8 V, I _{OL} = 16 mA		0.2	0.4	v
Ц	Input current at maximum input voltage	V _{CC} = MAX, V _I = 5.5 V			1	mA
ΊΗ	High-level input current	V _{CC} = MAX, V _I = 2.4 V			40	μA
IIL	Low-level input current	V _{CC} = MAX, V _I = 0.4 V			-1.6	mA
¹ cc	Supply current	V _{CC} = MAX, SN54170 See Note 5 SN74170		127§ 127§	140 150	mA



[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Typical supply current shown is an average for 50% duty cycle.

NOTE 5: Maximum I_{CC} is guaranteed for the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are grounded, and all outputs are open.


PARAMETER†	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH .	Read enable	Any Q	CL = 15 pF,		10	15	ns
tPHL	Tread enable	A 11,7 C	$R_L = 400 \Omega$, See Figures 1 and 2		20	30	'''
tPLH	Read Select	Any Q			23	35	ns
tPHL	riead Select	Ally C	See Figures Failu 2		30	40	'''
tPLH	Write enable	Any Q	C_L = 15 pF, R_L = 400 Ω , See Figures 1 and 3		25	40	ns
tPHL	Witte enable	Ally C			34	45	'''
tPLH	Data	Any Q			20	30	ns
tPHL.		Ally u	See Figures Fand S		30	45	115

 $^{^\}dagger t_{PLH}$ = propagation delay time, low-to-high-level output t_{PHL} = propagation delay time, high-to-low-level output

TTL Devices

schematics of inputs and outputs


170 EQUIVALENT OF EACH INPUT $4\,k\Omega$ NOM



SN54LS170, SN74LS170 4-BY-4 REGISTER FILES WITH OPEN-COLLECTOR OUTPUTS

recommended operating conditions

		SN54LS170			SN74LS170			
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5 5.25	
High-level output voltage, VOH				5.5			5.5	V
Low-level output current, IOL		[4			8	mA
Width of write-enable or read-enable pulse, tw					25			ns
Setup times, high- or low-level data	Data input with respect to write enable, $t_{SU}(D)$	10			10			ns
(see Figure 2)	Write select with respect to write enable, t _{SU} (W)	15			15			ns
Hold times, high- or low-level data	Data input with respect to write enable, th(D)	15			15			ns
(see Note 3 and Figure 2)	Write select with respect to write enable, th(W)	5			5			ns
Latch time for new data, t _{latch} (see Note 4)		25			25			ns
Operating free-air temperature range, TA		-55		125	0		70	°C



Latch time is the time allowed for the internal output of the latch to assume the state of new data. See Figure 2. This is important
only whon attempting to read from a location immediately after that location has received new data.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST COMPLETIONS!		SN54LS170			SN74LS170				
	PAHAMETER		TEST CONDITIONS†		MIN TYP# MAX		MIN TYP# MAX		TINU		
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.7			0.8	V
VIK	Input clamp voltage		V _{CC} = MIN,	I _I = -18 mA			-1.5			-1.5	V
ЮН	High-level output current		V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{OH} = 5.5 V, V _{IH} = 2 V			100			100	μА
			V _{CC} = MIN,	I _{OL} = 4 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage		V _{IH} = 2 V, V _{IL} = V _{IL} max	IOL = 8 mA					0.35	0.5] '
1.	Input current at	Any D, R, or W	V MAY	V _I = 7 V			0.1	, , , , ,		0.1	mA
Ц	maximum input voltage	GR or GW	V _{CC} = MAX,				0.2			0.2	1 1114
4	High Investigance accounts	Any D, R, or W	VMAY	V 27V			20			20	
чн	High-level input current	GR or GW	V _{CC} = MAX,	$V_1 = 2.7 V$		40				40	μΑ
	1 1 1	Any D, R, or W	V _{CC} = MAX,	V - 0.41V			-0.4			-0.4	
ΊιL	Low-level input current	GR or GW		$V_1 = 0.4 V$			-0,8			-0.8	mA
Icc	Supply current		V _{CC} = MAX,	See Note 5		25	40		25	40	mA

†For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡All typical values are at V_{CC} = 5 V, T_A = 25°C.

NOTE 5: I_{CC} is measured under the following worst-case conditions: 4.5 V is applied to all data inputs and both enable inputs, all address inputs are ground, and all outputs are open.





PARAMETER [†]	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tPLH	Read enable	Any Q	C 15 pF		20	30	ns
^t PHL	nead enable	Ally C	$C_L = 15 pF$, $R_L = 2 k\Omega$, See Figures 1 and 2		20	30	'''
tPLH .	Read select	Any Q			25	40	ns
†PHL	nead select	Ally C	See Figures 1 and 2		24	40	1 115
^t PLH	Write enable	Any Q	C _L = 15 pF,		30	45	ns
^t PHL	Wille ellable	Ally C	$R_L = 2 k\Omega$,		26	40	
^t PLH	Data	Any Q	See Figures 1 and 3		30	45	ns
^t PHL] ""	Ally u	See Figures Failu S		22	35	""

 $^{^\}dagger t_{PLH} \ = \ propagation \ delay \ time, \ low-to-high-level \ output$ $t_{PHL} \ = \ propagation \ delay \ time, \ high-to-low-level \ output$

schematics of inputs and outputs

TTL Devices





PARAMETER MEASUREMENT INFORMATION





FIGURE 1



VOLTAGE WAVEFORMS


FIGURE 2

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.
 - measured from the same reference points. B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states. C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stablized with $W_A = R_A$ and $W_B = R_B$. During the test G_B is low. D. Input waveforms are supplied by generators having the following characteristics: PRR \leqslant 1 MHz, $Z_{Out} \approx 50 \, \Omega$, duty cycle \leqslant 50%, $t_r \leqslant$ 10 ns and $t_f \leqslant$ 10 ns for '170, and $t_r \leqslant$ 15 ns and $t_f \leqslant$ 6 ns for 'LS170. E. For '170, $V_{ref} = 1.5 \, V$; for 'LS170, $V_{ref} = 1.3 \, V$.




POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORM 1



VOLTAGE WAVEFORM 2

FIGURE 3

- NOTES: A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are A. High-level input pulses at the select and data inputs are illustrated in Figure 2; however, times associated with low-level pulses are measured from the same reference points.

 B. When measuring delay times from a read-select input, the read-enable input is low. When measuring delay times from the read-enable input, both read-select inputs have been established at steady states.

 C. In Figure 3, each select address is tested. Prior to the start of each of the above tests, both write and read address inputs are stabilized with $W_A = R_A$ and $W_B = R_B$. During the test G_R is low.

 D. Input waveforms are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_{Out} \approx 50~\Omega$, duty cycle \leq 50%, $t_r \leq$ 10 ns and $t_f \leq$ 10 ns for '170, and $t_f \leq$ 15 ns and $t_f \leq$ 6 ns for 'LS170.

 E. For '170, $V_{ref} = 1.5~V$; for 'LS170, $V_{ref} = 1.3~V$.